{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T17:19:52Z","timestamp":1767979192991,"version":"3.49.0"},"reference-count":142,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T00:00:00Z","timestamp":1489104000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1007\/s10836-017-5646-0","type":"journal-article","created":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T03:52:34Z","timestamp":1489117954000},"page":"209-225","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Link Testing: a Survey of Current Trends in Network on Chip"],"prefix":"10.1007","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2209-9967","authenticated-orcid":false,"given":"Babak","family":"Aghaei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad","family":"Khademzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Midia","family":"Reshadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kambiz","family":"Badie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,10]]},"reference":[{"key":"5646_CR1","doi-asserted-by":"crossref","unstructured":"Abad P, Prieto P, Menezo LG, Puente V, Gregorio J-\u00c1 (2012) Topaz: An open-source interconnection network simulator for chip multiprocessors and supercomputers. In: Proceeding IEEE\/ACM International Symposium on Networks on Chip (NoCS), pp 99\u2013106","DOI":"10.1109\/NOCS.2012.19"},{"key":"5646_CR2","doi-asserted-by":"crossref","unstructured":"Abdel-Khalek R, Bertacco V (2012) Functional post-silicon diagnosis and debug for networks-on-chip. In: Proceeding IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp 557\u2013563","DOI":"10.1145\/2429384.2429506"},{"key":"5646_CR3","unstructured":"Achballah AB, Saoud SB (2013) A survey of network-on-chip tools. arXiv preprint arXiv:13122976"},{"key":"5646_CR4","doi-asserted-by":"crossref","unstructured":"Acken JM, Millman SD (1991) Accurate modeling and simulation of bridging faults. In: Proceedings IEEE Custom Integrated Circuits Conference, pp 17.14\/11\u201317.14\/14","DOI":"10.1109\/CICC.1991.164111"},{"issue":"1","key":"5646_CR5","first-page":"21","volume":"3","author":"A Agarwal","year":"2009","unstructured":"Agarwal A, Iskander C, Shankar R (2009) Survey of network on chip (NOC) architectures & contributions. Journal of Engineering, Computing and Architecture 3(1):21\u201327","journal-title":"Journal of Engineering, Computing and Architecture"},{"key":"5646_CR6","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/2.803640","volume":"11","author":"RC Aitken","year":"1999","unstructured":"Aitken RC (1999) Nanometer technology effects on fault models for IC testing. Computer 11:46\u201351","journal-title":"Computer"},{"key":"5646_CR7","unstructured":"Alliance V (2001) Virtual component interface standard. Online: http:\/\/www.vsiorg\/library\/specs\/summary.html"},{"key":"5646_CR8","unstructured":"Alliance O (2003) Open Core Protocol Specification. Release,"},{"key":"5646_CR9","unstructured":"ARM A (2004) AXI Protocol Specification, version 10 www arm com, ARM March."},{"key":"5646_CR10","unstructured":"Association SI (2009) ITRS: International Technology Roadmap for Semiconductors."},{"key":"5646_CR11","unstructured":"Association SI (2012) ITRS: International Technology Roadmap for Semiconductors."},{"key":"5646_CR12","doi-asserted-by":"crossref","unstructured":"Attarha A, Nourani M (2001) Testing interconnects for noise and skew in gigahertz SoCs. In: IEEE, p 305","DOI":"10.1109\/TEST.2001.966646"},{"key":"5646_CR13","doi-asserted-by":"crossref","unstructured":"Attia B, Chouchene W, Zitouni A, Tourki R (2011) Network interface sharing for SoCs based NoC. In: Proceeding IEEE Conference on Communications, Computing and Control Applications (CCCA), pp 1\u20136","DOI":"10.1109\/CCCA.2011.6031404"},{"issue":"9","key":"5646_CR14","first-page":"1374","volume":"14","author":"S Babaei","year":"2011","unstructured":"Babaei S, Mansouri M, Aghaei B, Khadem-Zadeh A (2011) Online-structural testing of routers in network on Chip. World Applied Sciences Journal 14(9):1374\u20131383","journal-title":"World Applied Sciences Journal"},{"key":"5646_CR15","doi-asserted-by":"crossref","unstructured":"Barger A, Goren D, Kolodny A (2004) Design and modelling of network on chip interconnects using transmission lines. In: Proceeding IEEE Conference on Electronics, Circuits and Systems, pp 403\u2013406","DOI":"10.1109\/ICECS.2004.1399703"},{"key":"5646_CR16","doi-asserted-by":"crossref","unstructured":"Barsky R, Wagner IA (2004) Reliability and yield: a joint defect-oriented approach. In: Proceedings of 19th International symposium on defect and fault tolerance in VLSI Systems (DFT\u201904). Cannes, France, pp 2\u201310","DOI":"10.1109\/DFTVS.2004.1347819"},{"key":"5646_CR17","doi-asserted-by":"crossref","unstructured":"Bengtsson T, Jutman A, Kumar S, Ubar R, Peng Z (2006) Off-line testing of delay faults in NoC interconnects. In: Proceeding 9th IEEE EUROMICRO Conference on Digital System Design: DSD Architectures, Methods and Tools, pp 677\u2013680","DOI":"10.1109\/DSD.2006.72"},{"issue":"1","key":"5646_CR18","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. Computer 35(1):70\u201378","journal-title":"Computer"},{"key":"5646_CR19","doi-asserted-by":"crossref","unstructured":"Ben-Itzhak Y, Zahavi E, Cidon I, Kolodny A (2012) HNOCS: modular open-source simulator for heterogeneous NoCs. In: Proceeding IEEE Conference on Embedded Computer Systems (SAMOS), pp 51\u201357","DOI":"10.1109\/SAMOS.2012.6404157"},{"key":"5646_CR20","doi-asserted-by":"crossref","unstructured":"Bhojwani P, Mahapatra R (2003) Interfacing cores with on-chip packet-switched networks. In: Proceeding IEEE International Conference on VLSI Design, pp 382\u2013387","DOI":"10.1109\/ICVD.2003.1183166"},{"key":"5646_CR21","doi-asserted-by":"crossref","unstructured":"Bhowmik B, Biswas S, Deka JK (2015) A packet address driven test strategy for stuck-at faults in networks-on-chip interconnects. In: Proceeding 23th IEEE Mediterranean Conference on Control and Automation (MED), pp 176\u2013183","DOI":"10.1109\/MED.2015.7158747"},{"issue":"2","key":"5646_CR22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S (2011) The gem5 simulator. ACM SIGARCH Computer Architecture News 39(2):1\u20137","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"1","key":"5646_CR23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. ACM Computing Surveys (CSUR) 38(1):1","journal-title":"ACM Computing Surveys (CSUR)"},{"issue":"3","key":"5646_CR24","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/12.841127","volume":"49","author":"A Bondavalli","year":"2000","unstructured":"Bondavalli A, Chiaradonna S, Di Giandomenico F, Grandoni F (2000) Threshold-based mechanisms to discriminate transient from intermittent faults. Computers, Transactions on IEEE 49(3):230\u2013245","journal-title":"Computers, Transactions on IEEE"},{"issue":"6","key":"5646_CR25","first-page":"24","volume":"4","author":"R Bryant","year":"1983","unstructured":"Bryant R, Schuster M (1983) Fault simulation of MOS digital circuits. VLSI Design 4(6):24\u201330","journal-title":"VLSI Design"},{"key":"5646_CR26","doi-asserted-by":"crossref","unstructured":"Chai S, Wu C, Li Y, Yang Z (2008) A NoC simulation and verification platform based on systemC. In: Proceeding IEEE International Conference on Computer Science and Software Engineering, pp 423\u2013426","DOI":"10.1109\/CSSE.2008.937"},{"key":"5646_CR27","unstructured":"Chen W, Gupta SK, Breuer MA (1997) Analytic models for crosstalk delay and pulse analysis under non-ideal inputs. In: Proceedings of International test conference, pp 809\u2013818"},{"key":"5646_CR28","unstructured":"Cheng AC (2002) Comprehensive study on designing memory BIST: algorithms, implementations and trade-offs. EECS 579, advanced computer architecture lab, Department of electrical engineering and computer science, The University of Michigan Ann Arbor, Michigan"},{"key":"5646_CR29","doi-asserted-by":"crossref","unstructured":"Chouchene W, Attia B, Zitouni A, Abid N, Tourki R A (2011) low power network interface for network on chip. In: Proceeding IEEE International Multi-Conference on Systems, Signals and Devices (SSD), pp 1\u20136","DOI":"10.1109\/SSD.2011.5767464"},{"key":"5646_CR30","unstructured":"ITRS: International technology roadmap for semiconductors. www.itrs2.net . Accessed June 2016"},{"key":"5646_CR31","doi-asserted-by":"crossref","unstructured":"Concatto C, Almeida P, Kastensmidt F, Cota \u00c9, Lubaszewski M, Herve M (2009) Improving yield of torus NoCs through fault-diagnosis-and-repair of interconnect faults. In: Proceeding 15th IEEE International On-Line Testing Symposium, pp 61\u201366","DOI":"10.1109\/IOLTS.2009.5195984"},{"key":"5646_CR32","doi-asserted-by":"crossref","unstructured":"Coppola M, Curaba S, Grammatikakis MD, Maruccia G, Papariello F (2004) OCCN: a network-on-chip modeling and simulation framework. In: Proceeding IEEE conference on Design, automation and test in Europe, Volume 3, p 30174","DOI":"10.1109\/DATE.2004.1269226"},{"key":"5646_CR33","doi-asserted-by":"crossref","unstructured":"Cota EF, Kastensmidt FGdL, Santos MCd, Herv\u00e9 MB, Almeida PRVd, Meirelles PRM, Amory AdM, Lubaszewski MS (2008) A high-fault-coverage approach for the test of data, control, and handshake interconnects in mesh networks-on-chip. IEEE transactions on computers New York Vol 57, no 9 (Sept 2008), p 1202\u20131215","DOI":"10.1109\/TC.2008.62"},{"key":"5646_CR34","doi-asserted-by":"crossref","unstructured":"Cota \u00c9, Kreutz M, Zeferino CA, Carro L, Lubaszewski M, Susin A (2003) The impact of NoC reuse on the testing of core-based systems. In: Proceedings IEEE VLSI Test Symposium, pp 128\u2013133","DOI":"10.1109\/VTEST.2003.1197643"},{"key":"5646_CR35","doi-asserted-by":"crossref","unstructured":"Cuviello M, Dey S, Bai X, Zhao Y (1999) Fault modeling and simulation for crosstalk in system-on-chip interconnects. In: Proceeding IEEE\/ACM international conference on Computer-aided design, pp 297\u2013303","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"5646_CR36","unstructured":"Dalirsani A (2015) Self-diagnosis in network-on-chips. Doctoral Dissertation, University of Stuttgart"},{"key":"5646_CR37","unstructured":"De Micheli G, Benini L (2002) Networks on chip: a new paradigm for systems on chip design. In: Proceedings Design, Automation & Test in Europe Conference & Exhibition, pp 0418\u20130418"},{"key":"5646_CR38","doi-asserted-by":"crossref","unstructured":"De Micheli G, Seiculescu C, Murali S, Benini L, Angiolini F, Pullini A (2010) Networks on chips: from research to products. In: Proceeding ACM\/IEEE Design Automation Conference (DAC), pp 300\u2013305","DOI":"10.1145\/1837274.1837352"},{"key":"5646_CR39","unstructured":"Duato J, Yalamanchili S, Ni LM (2003) Interconnection networks: an engineering approach. Morgan Kaufmann"},{"key":"5646_CR40","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Neishaburi MH, Mohammadi S, Afzali-Kusha A, Plosila J, Tenhunen H (2009) An efficent dynamic multicast routing protocol for distributing traffic in NOCs. In: Proceedings EDAA Conference on Design, Automation and Test in Europe, pp 1064\u20131069","DOI":"10.1109\/DATE.2009.5090822"},{"key":"5646_CR41","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Tenhunen H (2010) A high-performance network interface architecture for NoCs using reorder buffer sharing. In: Proceeding IEEE Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), pp 546\u2013550","DOI":"10.1109\/PDP.2010.77"},{"issue":"1","key":"5646_CR42","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/TDSC.2013.28","volume":"11","author":"L Fiorin","year":"2014","unstructured":"Fiorin L, Sami M (2014) Fault-tolerant network interfaces for networks-on-Chip. IEEE Transactions on Dependable and Secure Computing 11(1):16\u201329","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"5646_CR43","doi-asserted-by":"crossref","unstructured":"Fiorin L, Micconi L, Sami M (2011) Design of fault tolerant network interfaces for nocs. In: Proceeding IEEE Euromicro Conference on Digital System Design (DSD), pp 393\u2013400","DOI":"10.1109\/DSD.2011.54"},{"issue":"9","key":"5646_CR44","doi-asserted-by":"crossref","first-page":"2042","DOI":"10.1109\/TCSI.2009.2026679","volume":"56","author":"B Fu","year":"2009","unstructured":"Fu B, Ampadu P (2009) On hamming product codes with type-II hybrid ARQ for on-chip interconnects. Circuits and Systems I: Regular Papers, IEEE Transactions on 56(9):2042\u20132054","journal-title":"Circuits and Systems I: Regular Papers, IEEE Transactions on"},{"key":"5646_CR45","unstructured":"Gebali F, Elmiligi H, El-Kharashi MW (2011) Networks-on-chips: theory and practice. CRC Press"},{"key":"5646_CR46","doi-asserted-by":"crossref","unstructured":"Genko N, Atienza D, De Micheli G, Mendias JM, Hermida R, Catthoor F (2005) A complete network-on-chip emulation framework. In: Proceeding IEEE Design, Automation and Test in Europe, pp 246\u2013251","DOI":"10.1109\/DATE.2005.5"},{"issue":"4","key":"5646_CR47","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MCAS.2007.910029","volume":"7","author":"N Genko","year":"2007","unstructured":"Genko N, Atienza D, De Micheli G, Benini L (2007) Feature-NoC emulation: a tool and design flow for MPSoC. IEEE Circuits and Systems Magazine 7(4):42\u201351","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"5646_CR48","doi-asserted-by":"crossref","unstructured":"Ghofrani A, Parikh R, Shamshiri S, DeOrio A, Cheng K-T, Bertacco V (2012) Comprehensive online defect diagnosis in on-chip networks. In: Proceedings 30th IEEE VLSI Test Symposium, pp 44\u201349","DOI":"10.1109\/VTS.2012.6231078"},{"key":"5646_CR49","doi-asserted-by":"crossref","unstructured":"Grecu C, Pande P, Ivanov A, Saleh R (2006a) BIST for network-on-chip interconnect infrastructures. In: Proceeding 24th IEEE VLSI Test Symposium, pp. 1\u20136","DOI":"10.1109\/VTS.2006.22"},{"key":"5646_CR50","doi-asserted-by":"crossref","unstructured":"Grecu C, Ivanov A, Saleh R, Sogomonyan ES, Pande PP (2006b) On-line fault detection and location for NoC interconnects. In: Proceeding 12th IEEE International On-Line Testing Symposium (IOLTS'06), pp. 145\u2013150","DOI":"10.1109\/IOLTS.2006.44"},{"issue":"12","key":"5646_CR51","doi-asserted-by":"crossref","first-page":"2201","DOI":"10.1109\/TCAD.2007.907263","volume":"26","author":"C Grecu","year":"2007","unstructured":"Grecu C, Ivanov A, Saleh R, Pande PP (2007) Testing network-on-chip communication fabrics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26(12):2201\u20132214","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5646_CR52","doi-asserted-by":"crossref","unstructured":"Gupta A, Maheshwari V, Sharma S, Kar R (2015) Crosstalk noise and delay analysis for high speed on-chip global RLC VLSI interconnects with mutual inductance using 90\u00a0nm process technology. In: Proceedings IEEE Conference on Computing, Communication & Automation (ICCCA), pp 1215\u20131219","DOI":"10.1109\/CCAA.2015.7148579"},{"issue":"3","key":"5646_CR53","first-page":"45","volume":"75","author":"V Hahanov","year":"2015","unstructured":"Hahanov V, Yegorov O, Mostova K (2015) NoCs Design for Verification. Elektronika ir Elektrotechnika 75(3):45\u201348","journal-title":"Elektronika ir Elektrotechnika"},{"issue":"10","key":"5646_CR54","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/43.170990","volume":"11","author":"AS Hassan","year":"1992","unstructured":"Hassan AS, Agarwal VK, Nadeau-Dostie B, Rajski J (1992) BIST of PCB interconnects using boundary-scan architecture. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 11(10):1278\u20131288","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5646_CR55","unstructured":"Heat EW (2015) Context and motivations. University of L\u2019Aquila"},{"key":"5646_CR56","doi-asserted-by":"crossref","unstructured":"Heck G, Guazzelli R, Moraes F, Calazans N, Soares R (2012) HardNoC: A platform to validate networks on chip through FPGA prototyping. In: Proceeding IEEE VIII Southern Conference on Programmable Logic (SPL), pp 1\u20136","DOI":"10.1109\/SPL.2012.6211781"},{"issue":"4","key":"5646_CR57","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/92.863617","volume":"8","author":"R Hegde","year":"2000","unstructured":"Hegde R, Shanbhag NR (2000) Toward achieving energy efficiency in presence of deep submicron noise. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8(4):379\u2013391","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5646_CR58","unstructured":"Hemani A, Jantsch A, Kumar S, Postula A, Oberg J, Millberg M, Lindqvist D (2000) Network on chip: an architecture for billion transistor era. In: Proceeding IEEE NorChip Conference."},{"key":"5646_CR59","first-page":"845","volume-title":"On-chip networks: a scalable, communication-centric embedded system design paradigm","author":"J Henkel","year":"2004","unstructured":"Henkel J, Wolf W, Chakradhar S (2004) On-chip networks: a scalable, communication-centric embedded system design paradigm. In: Proceedings IEEE International Conference on VLSI Design, pp. 845\u2013851"},{"key":"5646_CR60","doi-asserted-by":"crossref","unstructured":"Herv\u00e9 M, Almeida P, Kastensmidt FL, Cota E, Lubaszewski M (2010) Concurrent test of network-on-chip interconnects and routers. In: Proceeding 11th Latin American Test Workshop.","DOI":"10.1109\/LATW.2010.5550355"},{"issue":"4","key":"5646_CR61","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R Ho","year":"2001","unstructured":"Ho R, Mai KW, Horowitz MA (2001) The future of wires. Proceedings IEEE 89(4):490\u2013504","journal-title":"Proceedings IEEE"},{"key":"5646_CR62","doi-asserted-by":"crossref","unstructured":"Huang J, Wu H, Li T, Yang H, Sun Z (2015) VeriNP: A FPGA-based verification platform for general-purpose many-core network processors. In: International Conference on Computer Science and Intelligent Communication (CSIC), pp. 361\u2013364","DOI":"10.2991\/csic-15.2015.86"},{"issue":"1","key":"5646_CR63","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/TSM.2004.841832","volume":"18","author":"MA Hussein","year":"2005","unstructured":"Hussein MA, He J (2005) Materials' impact on interconnect process technology and reliability. IEEE Trans Semicond Manuf 18(1):69\u201385","journal-title":"IEEE Trans Semicond Manuf"},{"key":"5646_CR64","unstructured":"Jain L, Al-Hashimi B, Gaur M, Laxmi V, Narayanan A (2007) NIRGAM: a simulator for NoC interconnect routing and application modeling. In: Proceeding Europe Conference on Design, Automation and Test, pp 16\u201320"},{"key":"5646_CR65","doi-asserted-by":"crossref","unstructured":"Jantsch A, Tenhunen H (2003) Networks on chip. Springer 396","DOI":"10.1007\/b105353"},{"key":"5646_CR66","doi-asserted-by":"crossref","unstructured":"Jerger NE, Peh L-S, Lipasti M (2008) Virtual circuit tree multicasting: a case for on-chip hardware multicast support. In: Proceeding IEEE Symposium on Computer Architecture, pp 229\u2013240","DOI":"10.1145\/1394608.1382141"},{"key":"5646_CR67","first-page":"19","volume-title":"Proceedings WMSCI","author":"A Jutman","year":"2005","unstructured":"Jutman A, Ubar R, New RJ (2005) Built-in self-test scheme for soc interconnect. In: Proceedings WMSCI. Orlando, Florida, pp 19\u201324"},{"issue":"3","key":"5646_CR68","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TC.2013.202","volume":"63","author":"MR Kakoee","year":"2014","unstructured":"Kakoee MR, Bertacco V, Benini L (2014) At-speed distributed functional testing to detect logic and delay faults in NoCs. IEEE Trans Comput 63(3):703\u2013717","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"5646_CR69","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MCAS.2015.2510199","volume":"16","author":"A Karkar","year":"2016","unstructured":"Karkar A, Mak T, Tong K-F, Yakovlev A (2016) A survey of emerging interconnects for on-Chip efficient multicast and broadcast in many-cores. IEEE Circuits and Systems Magazine 16(1):58\u201372","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"5646_CR70","doi-asserted-by":"crossref","unstructured":"Khasanvis S, Rahman M, Li M, Shi J, Moritz CA (2015) Architecting connectivity for fine-grained 3-D vertically integrated circuits. In: Proceedings IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp 175\u2013180","DOI":"10.1109\/NANOARCH.2015.7180608"},{"key":"5646_CR71","first-page":"223","volume-title":"On-chip network based embedded core testing","author":"J-S Kim","year":"2004","unstructured":"Kim J-S, Hwang M-S, Roh S, Lee J-Y, Lee K, Lee S-J, Yoo H-J (2004) On-chip network based embedded core testing. Proceedings IEEE International SOC Conference, In, pp 223\u2013226"},{"key":"5646_CR72","unstructured":"Kim M, Kim D, Sobelman GE (2006) Network-on-chip link analysis under power and performance constraints. In: Proceeding IEEE International Symposium on Circuits and Systems, pp. 4163\u20134166"},{"key":"5646_CR73","doi-asserted-by":"crossref","unstructured":"Kogel T, Doerper M, Wieferink A, Leupers R, Ascheid G, Meyr H, Goossens S (2003) A modular simulation framework for architectural exploration of on-chip interconnection networks. In: Proceeding IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis, pp 7\u201312","DOI":"10.1145\/944646.944648"},{"key":"5646_CR74","doi-asserted-by":"crossref","unstructured":"Krasteva YE, Criado F, de la Torre E, Riesgo T (2008) A fast emulation-based NoC prototyping framework. In: IEEE International Conference on Reconfigurable Computing and FPGAs, pp 211\u2013216","DOI":"10.1109\/ReConFig.2008.74"},{"key":"5646_CR75","doi-asserted-by":"crossref","unstructured":"Krstic A, Cheng K-T (1998) Delay fault testing for VLSI circuits. Springer","DOI":"10.1007\/978-1-4615-5597-1"},{"key":"5646_CR76","unstructured":"Kumar S, Jantsch A, Soininen J-P, Forsell M, Millberg M, Oberg J, Tiensyrja K, Hemani A (2000) A network on chip architecture and design methodology. In: Proceedings IEEE Computer Society Annual Symposium on VLSI, pp 105\u2013112"},{"issue":"12","key":"5646_CR77","doi-asserted-by":"crossref","first-page":"1909","DOI":"10.1109\/TCAD.2005.852670","volume":"24","author":"S Kundu","year":"2005","unstructured":"Kundu S, Zachariah ST, Chang Y-S, Tirumurti C (2005) On modeling crosstalk faults. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24(12):1909\u20131915","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5646_CR78","doi-asserted-by":"crossref","unstructured":"Lavo DB, Larrabee T, Chess B (1996) Beyond the byzantine generals: unexpected behavior and bridging fault diagnosis. In: Proceedings IEEE Test Conference, pp 611\u2013619","DOI":"10.1109\/TEST.1996.557118"},{"key":"5646_CR79","unstructured":"Lee K, Lee S-J, Yoo H-J (2004) SILENT: serialized low energy transmission coding for on-chip interconnection networks. In: Proceedings IEEE\/ACM International conference on Computer-aided design, pp 448\u2013451"},{"key":"5646_CR80","doi-asserted-by":"publisher","unstructured":"Lehtonen T, Liljeberg P, Plosila J (2007) Online reconfigurable self-timed links for fault tolerant NoC. VLSI design, doi: 10.1155\/2007\/9467","DOI":"10.1155\/2007\/9467"},{"key":"5646_CR81","unstructured":"Lien J-C, Breuer MA (1991) Maximal diagnosis for wiring networks. In: Proceedings International Test Conference, pp 96\u2013105"},{"issue":"8","key":"5646_CR82","doi-asserted-by":"crossref","first-page":"793","DOI":"10.1109\/71.298203","volume":"5","author":"X Lin","year":"1994","unstructured":"Lin X, McKinley PK, Ni LM (1994) Deadlock-free multicast wormhole routing in 2-D mesh multicomputers. IEEE transactions on Parallel and Distributed Systems 5(8):793\u2013804","journal-title":"IEEE transactions on Parallel and Distributed Systems"},{"key":"5646_CR83","unstructured":"Lin S-Y, Shen W-C, Hsu C-C, Chao C-H, Wu A-Y (2009) Fault-tolerant router with built-in self-test\/self-diagnosis and fault-isolation circuits for 2D\u2013mesh based chip multiprocessor systems. In: Proceeding IEEE int symp VLSI design, automation, and test, pp 72\u201375"},{"key":"5646_CR84","unstructured":"Liu C, Cota E, Sharif H, Pradhan DK (2004) Test scheduling for network-on-chip with BIST and precedence constraints. In: Proceeding IEEE International Test Conference, pp 1369\u20131378"},{"key":"5646_CR85","unstructured":"Liu C, Link Z, Pradhan DK (2006) Reuse-based test access and integrated test scheduling for network-on-chip. In: Proceedings EBAA conference on Design, automation and test in Europe, pp 303\u2013308"},{"key":"5646_CR86","doi-asserted-by":"crossref","unstructured":"Liu J, Harkin J, Li Y, Maguire L (2014) Online fault detection for Networks-on-Chip interconnect. In: Proceeding IEEE Conference on Adaptive Hardware and Systems (AHS), pp 31\u201338","DOI":"10.1109\/AHS.2014.6880155"},{"key":"5646_CR87","unstructured":"Lu Z, Thid R, Millberg M, Nilsson E, Jantsch A (2005) NNSE: nostrum network-on-chip simulation environment. Proceedings\u00a0Swedish System-on-Chip Conference (SSoCC), pp. 1\u20134"},{"issue":"2","key":"5646_CR88","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TSM.2010.2096437","volume":"24","author":"CA Mack","year":"2011","unstructured":"Mack CA (2011) Fifty years of Moore's law. IEEE Trans Semicond Manuf 24(2):202\u2013207","journal-title":"IEEE Trans Semicond Manuf"},{"key":"5646_CR89","unstructured":"Markovi\u0107 D, Lju\u0161tina D, Cvijeti\u0107 R, Ivo\u0161evi\u0107 D, Rohtek O, Rotim M (2001) The role of post-layout verification in microprocessor design. In: MIPRO International Convention."},{"key":"5646_CR90","unstructured":"Maxwell PC, Aitken (1993) RC biased voting: a method for simulating CMOS bridging faults in the presence of variable gate logic thresholds. In: Proceedings International Test Conference, pp. 63\u201372"},{"key":"5646_CR91","doi-asserted-by":"crossref","unstructured":"Maxwell P, Hartanto I, Bentz L (2000) Comparing functional and structural tests. In: Proceeding International Test Conference, pp. 400\u2013407","DOI":"10.1109\/TEST.2000.894231"},{"key":"5646_CR92","doi-asserted-by":"crossref","unstructured":"Morgenshtein A, Cidon I, Kolodny A, Ginosar R (2004) Comparative analysis of serial vs parallel links in NoC. In: Proceeding IEEE International Symposium on System-on-Chip, pp 185\u2013188","DOI":"10.1109\/ISSOC.2004.1411181"},{"key":"5646_CR93","unstructured":"Nazarian G (2008) On-line testing of routers in networks-on-chip. TU Delft, Delft University of Technology"},{"key":"5646_CR94","doi-asserted-by":"crossref","unstructured":"Nourani M, Attarha A (2001) Built-in self-test for signal integrity. In: ACM Proceeding annual Design Automation Conference, pp 792\u2013797","DOI":"10.1145\/378239.379068"},{"key":"5646_CR95","doi-asserted-by":"crossref","unstructured":"Nourani M, Attarha A, Chakrabarty K (2002) Signal integrity: fault modeling and testing in high-speed SoCs. In: SOC (System-on-a-Chip) Testing for Plug and Play Test Automation. Springer, pp 175\u2013190","DOI":"10.1007\/978-1-4757-6527-4_12"},{"issue":"3","key":"5646_CR96","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1016\/j.mejo.2012.12.003","volume":"44","author":"R Nourmandi-Pour","year":"2013","unstructured":"Nourmandi-Pour R, Mousavian N (2013) A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC. Microelectron J 44(3):248\u2013257","journal-title":"Microelectron J"},{"issue":"7","key":"5646_CR97","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1016\/j.mejo.2010.04.014","volume":"41","author":"R Nourmandi-Pour","year":"2010","unstructured":"Nourmandi-Pour R, Khadem-Zadeh A, Rahmani AM (2010) An IEEE 1149.1-based BIST method for at-speed testing of inter-switch links in network on chip. Microelectron J 41(7):417\u2013429","journal-title":"Microelectron J"},{"key":"5646_CR98","doi-asserted-by":"crossref","unstructured":"Ost L, Mello A, Palma J, Moraes F, Calazans N (2005) MAIA: a framework for networks on chip generation and verification. In: Proceeding ACM Asia and South Pacific Design Automation Conference, pp 49\u201352","DOI":"10.1145\/1120725.1120741"},{"key":"5646_CR99","unstructured":"Pai V (2011) HW\/SW codesign and design, evaluation of software framework for AcENoCs: An FPGA-Accelerated NoC Emulation Platform"},{"key":"5646_CR100","unstructured":"Palesi M, Kumar S, Patti D (2010) Noxim: Network-on-chip simulator"},{"key":"5646_CR101","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/MDT.2005.108","volume":"5","author":"PP Pande","year":"2005","unstructured":"Pande PP, Grecu C, Saleh R, De Micheli G (2005) Design, synthesis, and test of networks on chips. IEEE Design & Test of Computers 5:404\u2013413","journal-title":"IEEE Design & Test of Computers"},{"key":"5646_CR102","doi-asserted-by":"crossref","unstructured":"Park ES, Mercer M, Williams T (1988) Statistical delay fault coverage and defect level for delay faults. In: Proceedings IEEE Test Conference on New Frontiers in Testing, pp 492\u2013499","DOI":"10.1109\/TEST.1988.207761"},{"key":"5646_CR103","doi-asserted-by":"crossref","unstructured":"Peters\u00e9n K, \u00d6berg J (2007) Toward a scalable test methodology for 2D\u2013mesh network-on-chips. In: Proceeding conference on Design, automation and test in Europe, pp 367\u2013372","DOI":"10.1109\/DATE.2007.364619"},{"key":"5646_CR104","doi-asserted-by":"crossref","unstructured":"Puente V, Gregorio JA, Beivide R (2002) SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems. In: Proceedin IEEE Euromicro Workshop on Parallel, Distributed and Network-based, pp 15\u201322","DOI":"10.1109\/EMPDP.2002.994207"},{"issue":"1","key":"5646_CR105","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/2522968.2522976","volume":"46","author":"M Radetzki","year":"2013","unstructured":"Radetzki M, Feng C, Zhao X, Jantsch A (2013) Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR) 46(1):8","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"5646_CR106","doi-asserted-by":"crossref","unstructured":"Raik J, Ubar R, Govind V (2007) Test configurations for diagnosing faulty links in NoC switches. In: Proceedings IEEE European Test Symposium (ETS), pp. 29\u201334","DOI":"10.1109\/ETS.2007.41"},{"key":"5646_CR107","doi-asserted-by":"crossref","unstructured":"Rodrigo S, Flich J, Duato J, Hummel M (2008) Efficient unicast and multicast support for CMPs. In: Proceeding IEEE\/ACM International Symposium on Microarchitecture, pp 364\u2013375","DOI":"10.1109\/MICRO.2008.4771805"},{"key":"5646_CR108","doi-asserted-by":"crossref","unstructured":"Salminen E, Kulmala A, Hamalainen TD (2007) On network-on-chip comparison. In: Proceeding IEEE Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp 503\u2013510","DOI":"10.1109\/DSD.2007.4341515"},{"key":"5646_CR109","unstructured":"Salminen E, Kulmala A, Hamalainen TD (2008) Survey of network-on-chip proposals. white paper, OCP-IP:1\u201313"},{"key":"5646_CR110","doi-asserted-by":"crossref","unstructured":"Saltarelli P, Niazmand B, Raik J, Govind V, Hollstein T, Jervan G, Hariharan R (2015) A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers. In: Proceeding ACM 9th International Symposium on Networks-on-Chip, p 6","DOI":"10.1145\/2786572.2788713"},{"issue":"3","key":"5646_CR111","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TC.2012.70","volume":"63","author":"S Saponara","year":"2014","unstructured":"Saponara S, Bacchillone T, Petri E, Fanucci L, Locatelli R, Coppola M (2014) Design of an NOC interface macrocell with hardware support of advanced networking functionalities. IEEE Trans Comput 63(3):609\u2013621","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"5646_CR112","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/6.591665","volume":"34","author":"RR Schaller","year":"1997","unstructured":"Schaller RR (1997) Moore's law: past, present and future. IEEE Spectr 34(6):52\u201359","journal-title":"IEEE Spectr"},{"key":"5646_CR113","unstructured":"Schelle G, Grunwald D (2006) Onchip interconnect exploration for multicore processors utilizing FPGAs. In: Proceeding 2nd Workshop on Architecture Research using FPGA Platforms, pp 1\u20134"},{"key":"5646_CR114","doi-asserted-by":"crossref","unstructured":"Segura J, Hawkins CF (2004) CMOS electronics: how it works, how it fails. John Wiley & Sons,","DOI":"10.1002\/0471728527"},{"key":"5646_CR115","doi-asserted-by":"crossref","unstructured":"Sgroi M, Sheets M, Mihal A, Keutzer K, Malik S, Rabaey J, Sangiovanni-Vencentelli (2001) A addressing the system-on-a-chip interconnect woes through communication-based design. In: Proceedings ACM annual Design Automation Conference, pp 667\u2013672","DOI":"10.1145\/378239.379045"},{"key":"5646_CR116","doi-asserted-by":"crossref","unstructured":"Shamshiri S, Cheng K-T (2010) Error-locality-aware linear coding to correct multi-bit upsets in SRAMs. In: Proceeding IEEE International Test Conference (ITC), pp 1\u201310","DOI":"10.1109\/TEST.2010.5699220"},{"key":"5646_CR117","doi-asserted-by":"crossref","unstructured":"Souri SJ, Banerjee K, Mehrotra A, Saraswat KC (2000) Multiple Si layer ICs: motivation, performance analysis, and design implications. In: Proceedings ACM Annual Design Automation Conference, pp 213\u2013220","DOI":"10.1145\/337292.337394"},{"key":"5646_CR118","unstructured":"Spear C (2006) SystemVerilog for verification, Synopsys. Inc,"},{"key":"5646_CR119","unstructured":"Spear C (2008) SystemVerilog for verification: a guide to learning the testbench language features. Springer Science & Business Media"},{"key":"5646_CR120","doi-asserted-by":"crossref","unstructured":"Strano A, G\u00f3mez C, Ludovici D, Favalli M, G\u00f3mez ME, Bertozzi D (2011) Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture. In: Proceeding IEEE Europe Conference on Design, Automation & Test & Exhibition (DATE), pp 1\u20136","DOI":"10.1109\/DATE.2011.5763109"},{"key":"5646_CR121","doi-asserted-by":"crossref","unstructured":"Swaminathan K, Lakshminarayanan G, Lang F, Fahmi M, Ko S-B (2013) Design of a low power network interface for network on Chip. In: Proceedings IEEE Canadian Conference on Electrical and Computer Engineering, pp 1\u20134","DOI":"10.1109\/CCECE.2013.6567787"},{"key":"5646_CR122","doi-asserted-by":"crossref","unstructured":"Tan J, Fresse V, Rousseau F (2016) Rapid prototyping of networks-on-Chip on multi-FPGA platforms. In: Proceeding MATEC Web of Conferences, EDP Sciences","DOI":"10.1051\/matecconf\/20165412002"},{"key":"5646_CR123","doi-asserted-by":"crossref","unstructured":"Tatas K, Siozios K, Soudris D, Jantsch A (2014a) Designing 2D and 3D network-on-chip architectures. Springer,","DOI":"10.1007\/978-1-4614-4274-5"},{"key":"5646_CR124","doi-asserted-by":"crossref","unstructured":"Tatas K, Siozios K, Soudris D, Jantsch A (2014b) NoC Verification and Testing. In: Designing 2D and 3D Network-on-Chip Architectures. Springer, pp 147\u2013159","DOI":"10.1007\/978-1-4614-4274-5_6"},{"issue":"3","key":"5646_CR125","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1147\/rd.443.0379","volume":"44","author":"TN Theis","year":"2000","unstructured":"Theis TN (2000) The future of interconnection technology. IBM J Res Dev 44(3):379\u2013390","journal-title":"IBM J Res Dev"},{"key":"5646_CR126","unstructured":"Tran AT, Baas B (2012) NoCTweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip. Technical Report ECE-VCL-2012-2, VLSI Computation Lab, ECE Department, University of California, Davis,"},{"key":"5646_CR127","doi-asserted-by":"crossref","unstructured":"Tsiligiannis G, Pierre L A (2012) mixed verification strategy tailored for networks on chip. In: Proceeding IEEE\/ACM International Symposium on Networks on Chip (NoCS), pp 161\u2013168","DOI":"10.1109\/NOCS.2012.26"},{"key":"5646_CR128","doi-asserted-by":"publisher","unstructured":"Tuomi I (2002) The lives and death of Moore\u2019s law. First Monday Peer-Reviewed Journal on the Internet 7(11). doi: 10.5210\/fm.v7i11.1000","DOI":"10.5210\/fm.v7i11.1000"},{"key":"5646_CR129","doi-asserted-by":"crossref","unstructured":"Ferrante A, Medardoni S, Bertozzi D (2008) Network interface sharing techniques for area optimized NoC architectures. In: Proceeding IEEE EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, pp 10\u201317","DOI":"10.1109\/DSD.2008.111"},{"key":"5646_CR130","unstructured":"Ubar R, Raik J (2003) Testing strategies for networks on chip. In: Networks on chip. Springer, pp 131\u2013152"},{"key":"5646_CR131","doi-asserted-by":"crossref","unstructured":"Yu Q (2011) Transient and permanent error co-management for nanoscale networks-on-chip. PhD Dissertation, University of Rochester","DOI":"10.1007\/978-1-4614-0962-5_4"},{"key":"5646_CR132","doi-asserted-by":"crossref","unstructured":"Yu Q, Ampadu P (2011) Transient and permanent error control for networks-on-chip. Springer Science & Business Media,","DOI":"10.1007\/978-1-4614-0962-5"},{"key":"5646_CR133","doi-asserted-by":"crossref","unstructured":"Patel JH (1998) Stuck-at fault: a fault model for the next millennium. In: Proceedings International Test Conference, p. 1166","DOI":"10.1109\/TEST.1998.743358"},{"key":"5646_CR134","doi-asserted-by":"crossref","unstructured":"Delmas-Bendhia S, Caignet F, Sicard E (2000) On Chip crosstalk characterization on deep submicron buses. In: Proceedings IEEE International Caracas Conference on Devices, Circuits and Systems, pp 1\u20135","DOI":"10.1109\/ICCDCS.2000.869815"},{"key":"5646_CR135","doi-asserted-by":"crossref","unstructured":"West BG (1999) At-speed structural test. In Proceedings International Tesr Conference, pp. 795-800","DOI":"10.1109\/TEST.1999.805810"},{"key":"5646_CR136","unstructured":"Wang L, Jin Y, Kim H, Kim EJ (2009) Recursive partitioning multicast: a bandwidth-efficient routing for networks-on-Chip. In: Proceeding ACM\/IEEE International Symposium on Networks-on-Chip, pp 64\u201373"},{"key":"5646_CR137","unstructured":"Weste NH, Eshraghian K (1985) Principles of CMOS VLSI design. Addison-Wesley New York, vol 188"},{"key":"5646_CR138","doi-asserted-by":"crossref","unstructured":"Vincentelli AS, Cohn J (2001) Platform-based design. IEEE Design & Test of Computers 18(6):23\u201333","DOI":"10.1109\/54.970421"},{"issue":"3","key":"5646_CR139","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1109\/TC.2012.121","volume":"63","author":"D Wang","year":"2014","unstructured":"Wang D, Lo C, Vasiljevic J, Jerger NE, Steffan JG (2014) DART: a programmable architecture for NoC simulation on FPGAs. IEEE Trans Comput 63(3):664\u2013678","journal-title":"IEEE Trans Comput"},{"key":"5646_CR140","unstructured":"Zhang Y, Wu N, Ge F, Chen X (2015) Collaborative verification and testing platform for NoC-based SoC. In: Proceeding World Congress on Engineering and Computer Science, San Francisco, California, USA"},{"key":"5646_CR141","unstructured":"Vitullo F, Saponara S, Petri E, Casula M, Fanucci L, Maruccia G, Locatelli R, Coppola M (2009) A reusable coverage-driven verification environment for Network-on-Chip communication in embedded system platforms. In: Proceeding IEEE Seventh Workshop on Intelligent solutions in Embedded Systems, pp 71\u201377"},{"issue":"9","key":"5646_CR142","doi-asserted-by":"crossref","first-page":"2767","DOI":"10.1109\/TC.2015.2493548","volume":"65","author":"D Xiang","year":"2016","unstructured":"Xiang D, Chakrabarty K, Fujiwara H (2016) Multicast-based testing and thermal-aware test scheduling for 3D ICs with a stacked network-on-chip. IEEE Trans Comput 65(9):2767\u20132779","journal-title":"IEEE Trans Comput"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5646-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5646-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5646-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T11:20:38Z","timestamp":1568892038000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5646-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,10]]},"references-count":142,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4]]}},"alternative-id":["5646"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5646-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3,10]]}}}