{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T06:55:41Z","timestamp":1760597741884,"version":"3.41.0"},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,2,28]],"date-time":"2017-02-28T00:00:00Z","timestamp":1488240000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1007\/s10836-017-5649-x","type":"journal-article","created":{"date-parts":[[2017,2,28]],"date-time":"2017-02-28T08:23:47Z","timestamp":1488270227000},"page":"189-207","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Reliability Model for Multiple-Error Protected Static Memories"],"prefix":"10.1007","volume":"33","author":[{"given":"Hadi","family":"Jahanirad","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,2,28]]},"reference":[{"key":"5649_CR1","unstructured":"Agridys C, Zarandi DHR, Pradhan DK, (2007) Multiple upsets tolerance in SRAM memory, Proc. Int. Symp. on Circ. and Sys., pp 365\u2013368"},{"issue":"3","key":"5649_CR2","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1109\/TVLSI.2009.2036362","volume":"19","author":"C Agridys","year":"2011","unstructured":"Agridys C, Pradhan DK, Kocak T (2011) Matrix codes for reliable and cost efficient memory chips. IEEE Trans. on VLSI Sys. 19(3):420\u2013428","journal-title":"IEEE Trans. on VLSI Sys."},{"key":"5649_CR3","doi-asserted-by":"crossref","unstructured":"Ahilan A, Deepa P, (2015) Modified decimal matrix codes in FPGA configuration memory for MBU, Proc. Int. Conf. on Comp. Commu. and Info., pp 1\u20135, 2015, INDIA","DOI":"10.1109\/ICCCI.2015.7218146"},{"issue":"4","key":"5649_CR4","doi-asserted-by":"crossref","first-page":"2106","DOI":"10.1109\/TNS.2010.2043265","volume":"57","author":"C Argyrides","year":"2010","unstructured":"Argyrides C, Reviriego P, Pradhan DK, Maestro JA (2010) Matrix-based codes for adjacent error correction. IEEE Trans. on Nuc. Sci. 57(4):2106\u20132111","journal-title":"IEEE Trans. on Nuc. Sci."},{"key":"5649_CR5","unstructured":"Argyrides C, Ferriera RR, Lisboa CA, Carro L, (2011) Decimal Hamming:a software implemented technique to cope with soft error, Proc. IEEE Int. Symp. on Def. and Fault Tolerant in VLSI and Nano. Tech., pp 11\u201317"},{"issue":"4","key":"5649_CR6","doi-asserted-by":"crossref","first-page":"2111","DOI":"10.1109\/TNS.2009.2015312","volume":"56","author":"S Baeg","year":"2009","unstructured":"Baeg S, Wen S, Wong R (2009) SRAM interleaving distance selection with a soft error failure model. IEEE Trans. on Nuc. Sci. 56(4):2111\u20132118","journal-title":"IEEE Trans. on Nuc. Sci."},{"key":"5649_CR7","doi-asserted-by":"crossref","unstructured":"Baskar S, (2014) Error recognition and correction enhanced decoding of hybrid codes for memory application, Proc. Int. Conf. on Dev. Cir, and Sys., pp 1\u20136","DOI":"10.1109\/ICDCSyst.2014.6926127"},{"issue":"6","key":"5649_CR8","doi-asserted-by":"crossref","first-page":"2585","DOI":"10.1109\/TNS.2015.2488630","volume":"62","author":"BL Bhuva","year":"2015","unstructured":"Bhuva BL, Tam N, Massengill LW, Ball D, Chatterjee I, McCurdy M, Alles ML (2015) Multi-cell soft errors at advanced technology nodes. IEEE Trans. on Nuc. Sci. 62(6):2585\u20132591","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"6","key":"5649_CR9","doi-asserted-by":"crossref","first-page":"2860","DOI":"10.1109\/TNS.2015.2499120","volume":"62","author":"AB Boruzdina","year":"2015","unstructured":"Boruzdina AB, Sogoyan AV, Smolin AA, Ulanova AV, Gorbunov MS, Chumakov AI, Boychnko DV (2015) Temperature dependence of MCU sensitivity in 65\u00a0nm CMOS SRAM. IEEE Trans on Nuc Sci 62(6):2860\u20132866","journal-title":"IEEE Trans on Nuc Sci"},{"key":"5649_CR10","unstructured":"Chumakov AI, Sogoyan AV, Boruzdina AB, Smolin AA and Pechenkin AA, (2015) MCU mechanisms in SRAMs, Proc. Euo. Conf. Radiation and its Effect on Components and Sys., 1\u20135"},{"issue":"6","key":"5649_CR11","doi-asserted-by":"crossref","first-page":"2591","DOI":"10.1109\/TNS.2011.2171716","volume":"56","author":"MA Clemens","year":"2011","unstructured":"Clemens MA, Sierawski BD, Warren KM, Mendenhall MH, Dodds NA, Weller RA, Reed RA, Dodd PE, ShaneyfeltJ MR, Schwank R, Wender SA, Baumann RC (2011) The effect of neutron energy high-Z materials on SEU and MCU. IEEE Trans. on Nuc. Sci. 56(6):2591\u20132598","journal-title":"IEEE Trans. on Nuc. Sci."},{"key":"5649_CR12","unstructured":"Clemente JA, Franco FJ, Villa F, Baylac M, Rey S, Mecha H, Agapito JA, Puchner H, Hubert G, Velazco R, (2015) Statistical anomalies of bit-flips in SRAMs to discriminate MCUs from SEUs, Proc. Euo. Conf. Radiation and its Effect on Components and Syst., pp 1\u20134"},{"issue":"4","key":"5649_CR13","doi-asserted-by":"crossref","first-page":"2050","DOI":"10.1109\/TNS.2009.2013622","volume":"56","author":"V Correas","year":"2009","unstructured":"Correas V, Siagne F, Wrobel F, Boch J, Gasiot G, Roche P (2009) Prediction of MCU induced by heavy ions in 90\u00a0nm bulk SRAM. IEEE Trans. on Nuc. Sci. 56(4):2050\u20132055","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"3","key":"5649_CR14","doi-asserted-by":"crossref","first-page":"932","DOI":"10.1109\/TVLSI.2015.2425653","volume":"24","author":"M Ebrahimi","year":"2016","unstructured":"Ebrahimi M, Murali P, Rao B, Seyyedi R, Tahoori MB (2016) Low-cost MBU correction in SRAM-based FPGA configuration frames. IEEE Trans on VLSI Syst 24(3):932\u2013942","journal-title":"IEEE Trans on VLSI Syst"},{"issue":"1","key":"5649_CR15","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1109\/TDMR.2013.2252430","volume":"14","author":"H Fuketa","year":"2014","unstructured":"Fuketa H, Harada R, Hashimoto M, Onoye T (2014) Measurement and analysis of alpha-particle-induced soft errors and MCU in 10\u00a0T sub-threshold SRAM. IEEE Trans on Devc Matr Reliability 14(1):463\u2013470","journal-title":"IEEE Trans on Devc Matr Reliability"},{"key":"5649_CR16","unstructured":"Grimaldi, RP. (2006). Discrete and Combinatorial Mathematics, 5\/e. Pearson Education India."},{"issue":"6","key":"5649_CR17","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MM.2013.125","volume":"33","author":"J Gue","year":"2013","unstructured":"Gue J, Xiao L, Mao Z, Zhao Q (2013) Novel mixed codes for MCU mitigation in SRAMs. IEEE Micr 33(6):66\u201374","journal-title":"IEEE Micr"},{"issue":"1","key":"5649_CR18","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/TVLSI.2013.2238565","volume":"22","author":"J Gue","year":"2014","unstructured":"Gue J, Xiao L, Mao Z, Zhao Q (2014) Enhanced memory reliability against MCU using decimal matrix code. IEEE Trans. on VLSI Sys. 22(1):127\u2013135","journal-title":"IEEE Trans. on VLSI Sys."},{"issue":"6","key":"5649_CR19","doi-asserted-by":"crossref","first-page":"2824","DOI":"10.1109\/TNS.2012.2217383","volume":"59","author":"A Hands","year":"2012","unstructured":"Hands A, Moris P, Ryden K, Dyer C (2012) Large-scale MCU in 90\u00a0nm commercial SRAMs during neutron irradiation. IEEE Trans. on Nuc. Sci. 59(6):2824\u20132830","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"7","key":"5649_CR20","doi-asserted-by":"crossref","first-page":"1527","DOI":"10.1109\/TED.2010.2047907","volume":"57","author":"E Ibe","year":"2010","unstructured":"Ibe E, Tanguchi H, Yahagi Y, Shimbo K, Toba T (2010) Impact of scaling neutron induced soft error in SRAMs from a 250\u00a0nm to a 22\u00a0nm design rule. IEEE Trans on Electron Devices 57(7):1527\u20131538","journal-title":"IEEE Trans on Electron Devices"},{"issue":"9","key":"5649_CR21","doi-asserted-by":"crossref","first-page":"2543","DOI":"10.1109\/JSSC.2009.2021088","volume":"44","author":"SM Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman SM, Shah JS, Rennie DJ, Sachdev M (2009) Design and analysis of a 5.3-pJ 64-kb gated ground SRAM with multiword ECC. IEEE J of Solid-State Circ 44(9):2543\u20132553","journal-title":"IEEE J of Solid-State Circ"},{"issue":"5","key":"5649_CR22","doi-asserted-by":"crossref","first-page":"2711","DOI":"10.1109\/TNS.2014.2349504","volume":"61","author":"SH Jeon","year":"2014","unstructured":"Jeon SH, Lee S, Baeg S, Kim I, Kim G (2014) Novel error detection scheme with the harmonious use of parity codes, well-taps and interleaving distance. IEEE Trans. on Nuc. Sci. 61(5):2711\u20132717","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"5","key":"5649_CR23","doi-asserted-by":"crossref","first-page":"2483","DOI":"10.1109\/TNS.2011.2164555","volume":"58","author":"S Lee","year":"2011","unstructured":"Lee S, Baeg S, Reviriego P (2011) Memory reliability model for accumulated and clustered soft errors. IEEE Trans. on Nuc. Sci. 58(5):2483\u20132492","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"1","key":"5649_CR24","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TVLSI.2010.2091432","volume":"20","author":"SF Liu","year":"2012","unstructured":"Liu SF, Reviriego P, Maestro JA (2012a) Efficient majority logic fault detection with difference-set codes for memory applications. IEEE Trans. on VLSI Sys. 20(1):148\u2013156","journal-title":"IEEE Trans. on VLSI Sys."},{"issue":"3","key":"5649_CR25","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/TNS.2012.2193417","volume":"59","author":"S Liu","year":"2012","unstructured":"Liu S, Sorrenti G, Reviriego P, Casini F, Maestro JA, Alderighi M, Mecha H (2012b) Comparison of the susceptibility to soft errors of SRAM-based FPGA error correction code implementations. IEEE Trans. on Nuc. Sci. 59(3):619\u2013624","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"10","key":"5649_CR26","doi-asserted-by":"crossref","first-page":"2332","DOI":"10.1109\/TVLSI.2014.2357476","volume":"23","author":"J Luis","year":"2015","unstructured":"Luis J et al (2015) MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Trans. on VLSI Sys. 23(10):2332\u20132336","journal-title":"IEEE Trans. on VLSI Sys."},{"key":"5649_CR27","unstructured":"Ma W, Cui Z, Lee C, (2013) Enhanced error correction against MBU based on BCH code for SRAM, Proc. Int. Conf. on ASIC, pp 1\u20134"},{"key":"5649_CR28","doi-asserted-by":"crossref","unstructured":"N. Mahatma, B. Bhuva, (2011) Analysis of multiple-cell upsets due to neutrons in SRAMs for deep-N-well process, Proc. Int. Reliability Phys. Sym., pp SE 7.1-SE 7.8, APR, 2011","DOI":"10.1109\/IRPS.2011.5784599"},{"key":"5649_CR29","unstructured":"Maniatakos M, Michael MK, Markis Y, (2012) Vulnerability-based interleaving for MBU protection in modern microprocessors, Proc. Int. Test Conf., pp 1\u20138"},{"issue":"6","key":"5649_CR30","doi-asserted-by":"crossref","first-page":"3288","DOI":"10.1109\/TNS.2008.2006893","volume":"55","author":"DG Mavis","year":"2008","unstructured":"Mavis DG, Eaton PH, Sibely MD, Lacoe RC, Smith EJ, Avery KA (2008) MBU and error mitigation in ultra-deep submicron SRAMs. IEEE Trans. on Nuc. Sci. 55(6):3288\u20133294","journal-title":"IEEE Trans. on Nuc. Sci."},{"key":"5649_CR31","unstructured":"Mehtal A, Barna SH, (2014) Analyzing single bit failure in SRAM with no visual defects, Proc. IEEE Int. Mem. Work., 1\u20134"},{"issue":"1","key":"5649_CR32","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TDMR.2012.2232671","volume":"13","author":"A Neale","year":"2013","unstructured":"Neale A et al (2013) A new SEC-DED error correction code subclass for adjacent MBU tolerance in embedded memory. IEEE Trans on Dev Mater Reliability 13(1):223\u2013230","journal-title":"IEEE Trans on Dev Mater Reliability"},{"issue":"4","key":"5649_CR33","first-page":"387","volume":"62","author":"A Neale","year":"2014","unstructured":"Neale A et al (2014) Adjacent MBU tolerant SEC-DED-TAEC-yAED codes for embedded SRAMs. IEEE Trans on Cir Sys II 62(4):387\u2013391","journal-title":"IEEE Trans on Cir Sys II"},{"key":"5649_CR34","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MDT.2005.2","volume":"22","author":"G Neuberegr","year":"2005","unstructured":"Neuberegr G, Delim FG, Reis R (2005) An automatic technique for optimizing reed-Solomon codes to improve fault tolerance in memories. IEEE Design & Test of Computers 22:50\u201358","journal-title":"IEEE Design & Test of Computers"},{"issue":"4","key":"5649_CR35","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1145\/944027.944038","volume":"8","author":"G Neuberger","year":"2003","unstructured":"Neuberger G, Delima F, Carro L, Reis R (2003) A MBU tolerant SRAM memory. ACM Tran on Des Auto of Elec Sys 8(4):577\u2013590","journal-title":"ACM Tran on Des Auto of Elec Sys"},{"issue":"2","key":"5649_CR36","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1109\/TVLSI.2010.2095435","volume":"20","author":"SP Park","year":"2012","unstructured":"Park SP, Lee D, Roy K (2012) Soft error resilient FPGAs using built-in 2D hamming product code. IEEE Trans. on VLSI Sys. 20(2):248\u2013256","journal-title":"IEEE Trans. on VLSI Sys."},{"issue":"4","key":"5649_CR37","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TDMR.2007.910443","volume":"7","author":"P Reviriego","year":"2007","unstructured":"Reviriego P, Maestro JA, Cervantes C (2007) Reliability analysis of memories suffering MBUs. IEEE Trans. on Devc. Matr. Reliability 7(4):592\u2013601","journal-title":"IEEE Trans. on Devc. Matr. Reliability"},{"issue":"4","key":"5649_CR38","doi-asserted-by":"crossref","first-page":"2124","DOI":"10.1109\/TNS.2010.2042818","volume":"57","author":"P Reviriego","year":"2010","unstructured":"Reviriego P, Maestro JA, Baeg S, Wen S, Wong R (2010) Protection of memories suffering MCUs through the selection of the optimal interleaving distance. IEEE Trans. on Nuc. Sci. 57(4):2124\u20132128","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"3","key":"5649_CR39","doi-asserted-by":"crossref","first-page":"981","DOI":"10.1109\/TNS.2011.2109965","volume":"58","author":"P Reviriego","year":"2011","unstructured":"Reviriego P, Argyrides C, Maestro JA, Pradhan DK (2011) Improving memory reliability against soft errors using block parity. IEEE on Nuc Sci 58(3):981\u2013986","journal-title":"IEEE on Nuc Sci"},{"issue":"3","key":"5649_CR40","doi-asserted-by":"crossref","first-page":"884","DOI":"10.1109\/TDMR.2014.2332364","volume":"14","author":"P Reviriego","year":"2014","unstructured":"Reviriego P, Martinez J, Pontarelli S, Mastero JA (2014) A method to design SEC-DED-DAEC codes with optimized decoding. IEEE on Devc Matr Reliability 14(3):884\u2013889","journal-title":"IEEE on Devc Matr Reliability"},{"key":"5649_CR41","unstructured":"Secondo R, Foucard G, Danzeca S, Losito R, Peronnard P, Masi A, Brugger M, Dusseau L, (2015) Analysis and detection of MCU in SRAM memories used as particle detectors, Proc. Euo. Conf. Radiation and its Effect on Components and Syst., 10\u201314"},{"issue":"1","key":"5649_CR42","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1109\/TNS.2011.2176513","volume":"59","author":"X She","year":"2012","unstructured":"She X, Li N, Jensen DW (2012) SEU tolerant memory using error correction code. IEEE Trans. on Nuc. Sci. 59(1):205\u2013210","journal-title":"IEEE Trans. on Nuc. Sci."},{"issue":"6","key":"5649_CR43","first-page":"2327","volume":"24","author":"H Tang","year":"2016","unstructured":"Tang H, Park J (2016) Unequal-error-protection ECC for the embedded memories in DSPs. IEEE Trans on VLSI Sys 24(6):2327\u20132401","journal-title":"IEEE Trans on VLSI Sys"},{"issue":"6","key":"5649_CR44","doi-asserted-by":"crossref","first-page":"3207","DOI":"10.1109\/TNS.2015.2480880","volume":"62","author":"W Tianqi","year":"2015","unstructured":"Tianqi W, Xiao L, Huo M, Zhou B, Chunhua Q, Shanshan L, Xeubing C, Romgsheng Z, Jing G (2015) SEU prediction in SRAMs account for on-transistor sensitive volume. IEEE Trans. on Nuc. Sci. 62(6):3207\u20133215","journal-title":"IEEE Trans. on Nuc. Sci."},{"key":"5649_CR45","doi-asserted-by":"crossref","unstructured":"Uemura T, Tanabe R, H. Matusyama, (2012) Mitigation technique against MBU without area, power and performance overhead, Proc. IEEE Int. Rel. Phy. Sym., pp 5B.4.1-5B.4.6","DOI":"10.1109\/IRPS.2012.6241846"},{"key":"5649_CR46","doi-asserted-by":"crossref","unstructured":"Venkataraman S, Santos R, Maheshwari S, Kumar A, (2014a) Multi-directional error correction schemes for SRAM-based FPGAs, Proc. Int. Conf. on FPL, pp 1\u20138","DOI":"10.1109\/FPL.2014.6927448"},{"key":"5649_CR47","doi-asserted-by":"crossref","unstructured":"Venkataraman S, Santos R, Das A, Kumar A, (2014b) A bit-interleaved embedded Hamming scheme to correct SBU and MBU for SRAM-based FPGAs, Proc. Int. Conf. on FPL, pp 2\u20136","DOI":"10.1109\/FPL.2014.6927385"},{"issue":"6","key":"5649_CR48","doi-asserted-by":"crossref","first-page":"3080","DOI":"10.1109\/TNS.2014.2366913","volume":"61","author":"M Wirthlin","year":"2014","unstructured":"Wirthlin M, Lee D, Swift G, Quin H (2014) A method and case study on identifying physically adjacent MCU using 28\u00a0nm interleaved and SEC-DED protected arrays. IEEE Trans. on Nuc. Sci. 61(6):3080\u20133087","journal-title":"IEEE Trans. on Nuc. Sci."},{"key":"5649_CR49","doi-asserted-by":"crossref","unstructured":"Wu W, Seifert S (2015) MBU-calc: a compact model for MBU SER estimation, Proc. Int. Rel. Phy. Sym., pp SE.2.1-SE.2.6","DOI":"10.1109\/IRPS.2015.7112831"},{"key":"5649_CR50","doi-asserted-by":"crossref","unstructured":"Yoshimoto S, Amashita T, Yoshimura M, Matsunaga Y, Yasuura H, Izumi S, Kawaguchi H, M. Yoshimoto, (2012) Neutron-induced soft error rate estimation for SRAM using PHITS, Proc. IEEE Int. on-Line Tes. Sym., pp 138\u2013141","DOI":"10.1109\/IOLTS.2012.6313859"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5649-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5649-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5649-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,15]],"date-time":"2025-06-15T20:58:21Z","timestamp":1750021101000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5649-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2,28]]},"references-count":50,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4]]}},"alternative-id":["5649"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5649-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2017,2,28]]}}}