{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:35:55Z","timestamp":1764225355704,"version":"3.37.3"},"reference-count":56,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:00:00Z","timestamp":1489536000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:00:00Z","timestamp":1489536000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1116213","IIP-0738088","IIP-1266036"],"award-info":[{"award-number":["CCF-1116213","IIP-0738088","IIP-1266036"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1007\/s10836-017-5652-2","type":"journal-article","created":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T06:17:48Z","timestamp":1489558668000},"page":"171-187","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Power-Aware Optimization of SoC Test Schedules Using Voltage and Frequency Scaling"],"prefix":"10.1007","volume":"33","author":[{"given":"Vijay","family":"Sheshadri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prathima","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,15]]},"reference":[{"key":"5652_CR1","doi-asserted-by":"crossref","unstructured":"Beign\u00e9 E, Clermidy F, Miermont S, Vivet P (2008) Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In: Proceeding Second ACM\/IEEE international symp. networks-on-chip, pp 129\u2013138","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"5652_CR2","unstructured":"Chang J T Y, McCluskey E J (1996) Detecting delay flaws by very-low-voltage testing. In: Proceeding International test conf, pp 367\u2013376"},{"key":"5652_CR3","unstructured":"Chang J T Y, McCluskey E J (1996) Quantitative analysis of very-low-voltage testing. In: Proceeding 14th IEEE VLSI test symp., pp 332\u2013337"},{"key":"5652_CR4","doi-asserted-by":"crossref","unstructured":"Chou R M, Saluja K K, Agrawal V D (1994) Power constraint scheduling of tests. In: Proceeding 7th International conference VLSI design, pp 271\u2013274","DOI":"10.1109\/ICVD.1994.282700"},{"issue":"2","key":"5652_CR5","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"RM Chou","year":"1997","unstructured":"Chou R M, Saluja K K, Agrawal V D (1997) Scheduling tests for VLSI systems under power constraints. IEEE Trans VLSI Syst 5(2):175\u2013185","journal-title":"IEEE Trans VLSI Syst"},{"issue":"9","key":"5652_CR6","doi-asserted-by":"publisher","first-page":"1099","DOI":"10.1109\/12.2260","volume":"37","author":"GL Craig","year":"1988","unstructured":"Craig G L, Kime C R, Saluja K K (1988) Test scheduling and control for VLSI built-in self-test. IEEE Trans Comput 37(9):1099\u20131109","journal-title":"IEEE Trans Comput"},{"key":"5652_CR7","doi-asserted-by":"crossref","unstructured":"Devanathan V R, Ravikumar C P, Mehrotra R, Kamakoti V (2007) PMScan: a power-managed scan for simultaneous reduction of dynamic and leakage power during scan test. In: Proceeding International test conf., pp 1\u201310","DOI":"10.1109\/TEST.2007.4437598"},{"key":"5652_CR8","doi-asserted-by":"crossref","unstructured":"Engelke P, Polian I, Renovell M, Seshadri B, Becker B (2004) The pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults. In: Proceeding 22nd IEEE VLSI test symp., pp 171\u2013178","DOI":"10.1109\/VTEST.2004.1299240"},{"key":"5652_CR9","doi-asserted-by":"crossref","unstructured":"Girard P, Nicolici N, Wen X (2010) Power-aware testing and test strategies for low power devices. Springer","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"5652_CR10","unstructured":"Guzdial M (2016) Introduction to computing and programming in python, 4th edn. Prentice-Hall"},{"key":"5652_CR11","doi-asserted-by":"crossref","unstructured":"Hao H, McCluskey E J (1993) Very-low-voltage testing for weak CMOS logic ICs. In: Proceeding international test conf., pp 275\u2013284","DOI":"10.1109\/TEST.1993.470686"},{"issue":"4","key":"5652_CR12","doi-asserted-by":"publisher","first-page":"511","DOI":"10.1142\/S1469026806002052","volume":"6","author":"HM Harmanani","year":"2006","unstructured":"Harmanani H M, Salamy H A (2006) A simulated annealing algorithm for system-on-chip test scheduling with power and precedence constraints. Int J Comput Intell Appl 6(4):511\u2013530","journal-title":"Int J Comput Intell Appl"},{"key":"5652_CR13","doi-asserted-by":"crossref","unstructured":"Huang Y, Reddy S M, Cheng W T, Reuter P, Mukherjee N, Tsai C C, Samman O, Zaidan Y (2002) Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm. In: Proceeding International test conference, pp 74\u201382","DOI":"10.1109\/TEST.2002.1041747"},{"key":"5652_CR14","unstructured":"International Technology Roadmap for Semiconductors 2008 Update Overview. \n                    http:\/\/www.itrs.net\/Links\/2008ITRS\/Update\/"},{"key":"5652_CR15","unstructured":"ITC 2002 SOC Benchmarking Initiative. \n                    http:\/\/www.extra.research.philips.com\/itc02socbenchm"},{"key":"5652_CR16","doi-asserted-by":"crossref","unstructured":"Iyengar V, Chakrabarty K (2001) Precedence-based, preemptive and power constrained test scheduling for system-on-chip. In: Proceeding 19th IEEE VLSI test symp., pp 368\u2013374","DOI":"10.1109\/VTS.2001.923464"},{"key":"5652_CR17","doi-asserted-by":"crossref","unstructured":"Iyengar V, Chakrabarty K, Marinissen E J (2002) On using rectangle packing for SOC wrapper\/TAM co-optimization. In: Proceeding 20th IEEE VLSI test symp., pp 253\u2013258","DOI":"10.1109\/VTS.2002.1011146"},{"key":"5652_CR18","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen E J (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test Theory Appl 18:211\u2013228","journal-title":"J Electron Test Theory Appl"},{"key":"5652_CR19","doi-asserted-by":"crossref","unstructured":"Kavousianos X, Chakrabarty K, Jain A, Parekhji R (2012) Time-division multiplexing for testing SoCs with DVS and multiple voltage islands. In: Proceeding European test symposium, pp 1\u20136","DOI":"10.1109\/ETS.2012.6233019"},{"issue":"4598","key":"5652_CR20","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"SJr Kirkpatrick","year":"1983","unstructured":"Kirkpatrick S Jr, Gelatt D, Vecchi M P (1983) Optimization by simulated annealing. Science 220 (4598):671\u2013680","journal-title":"Science"},{"issue":"5","key":"5652_CR21","doi-asserted-by":"publisher","first-page":"955","DOI":"10.1109\/TVLSI.2003.817128","volume":"11","author":"S Koranne","year":"2003","unstructured":"Koranne S (2003) Design of reconfigurable access wrappers for embedded core based SoC test. IEEE Trans VLSI Syst 11(5):955\u2013960","journal-title":"IEEE Trans VLSI Syst"},{"key":"5652_CR22","unstructured":"Larsson E (2005) Introduction to advanced system-on-chip test design and optimization. Springer"},{"key":"5652_CR23","doi-asserted-by":"crossref","unstructured":"Larsson E, Fujiwara H (2002) Power constrained preemptive TAM scheduling. In: Proceeding Seventh IEEE European test workshop, pp 119\u2013126","DOI":"10.1109\/ETW.2002.1029648"},{"key":"5652_CR24","first-page":"385","volume":"18","author":"E Larsson","year":"2002","unstructured":"Larsson E, Peng Z (2002) An integrated framework for the design and optimization of SOC test solutions. J Electron Test Theory Appl Spec Issue Plug-and-Play Test Autom System-On-Chip 18:385\u2013400","journal-title":"J Electron Test Theory Appl Spec Issue Plug-and-Play Test Autom System-On-Chip"},{"key":"5652_CR25","unstructured":"Li J C M, Tseng C W, McCluskey E J (2001) Testing for resistive opens and stuck opens. In: Proceeding International test conf., pp 1049\u20131058"},{"key":"5652_CR26","unstructured":"Marinissen E J (2013) Private communication"},{"key":"5652_CR27","unstructured":"Millican S K, Saluja K K (2013) 3D-IC benchmarks. \n                    http:\/\/3dsocbench.ece.wisc.edu\/\n                    \n                   [Online: accessed 03-Jan-2014]"},{"key":"5652_CR28","unstructured":"Millican S K, Saluja K K (2013) Private communication"},{"issue":"5","key":"5652_CR29","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1007\/s10836-014-5473-5","volume":"30","author":"SK Millican","year":"2014","unstructured":"Millican S K, Saluja K K (2014) Optimal test scheduling formulation under power constraints with dynamic voltage and frequency scaling. J Electron Test Theory Appl 30(5):569\u2013580","journal-title":"J Electron Test Theory Appl"},{"key":"5652_CR30","doi-asserted-by":"crossref","unstructured":"Muresan V, Wang X, Muresan V, Vladutiu M (2000) A comparison of classical scheduling approaches in power-constrained block-test scheduling. In: Proceeding International test conference, pp 882\u2013891","DOI":"10.1109\/TEST.2000.894299"},{"key":"5652_CR31","unstructured":"Nicolici N (2013) Private communication"},{"key":"5652_CR32","unstructured":"Nose K, Sakurai T (2000) Optimization of V\n                           \n                    D\n                    D\n                   and V\n                           \n                    T\n                    H\n                   for low-power and high-speed applications. In: Proceeding Asia and South Pacific design automation conference, pp 469\u2013474"},{"key":"5652_CR33","doi-asserted-by":"crossref","unstructured":"Pouget J, Larsson E, Peng Z, Flottes M L, Rouzeyre B (2003) An efficient approach to SoC wrapper design, TAM configuration and test scheduling. In: Proceeding IEEE European test workshop, pp 51\u201356","DOI":"10.1109\/ETW.2003.1231668"},{"key":"5652_CR34","unstructured":"Ravi S (2007) Power-aware test: challenges and solutions. In: Proceeding International test conf., pp 1\u201310"},{"issue":"4","key":"5652_CR35","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/N-SSC.2004.6500052","volume":"9","author":"T Sakurai","year":"2004","unstructured":"Sakurai T (2004) Alpha power-law MOS model. Solid-State Circ Soc Newslett 9(4):4\u20135","journal-title":"Solid-State Circ Soc Newslett"},{"issue":"2","key":"5652_CR36","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T Sakurai","year":"1990","unstructured":"Sakurai T, Newton A R (1990) Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid-State Circ 25(2):584\u2013594","journal-title":"IEEE J Solid-State Circ"},{"key":"5652_CR37","doi-asserted-by":"crossref","unstructured":"Samii S, Larsson E, Chakrabarty K, Peng Z (2006) Cycle-accurate test power modeling and its application to SoC test scheduling. In: Proceeding International test conf., pp 1\u201310","DOI":"10.1109\/TEST.2006.297693"},{"key":"5652_CR38","doi-asserted-by":"crossref","unstructured":"Sehgal A, Chakrabarty K (2005) Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SoCs. In: Proceeding IEEE International conference on CAD, pp 88\u201393","DOI":"10.1109\/ICCAD.2005.1560045"},{"issue":"3","key":"5652_CR39","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1145\/1367045.1367062","volume":"13","author":"A Sehgal","year":"2008","unstructured":"Sehgal A, Bahukudumbi S, Chakrabarty K (2008) Power-aware SoC test planning for effective utilization of port scalable testers. ACM Trans Des Autom Electron Syst 13(3):53\u201371","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"5652_CR40","doi-asserted-by":"crossref","unstructured":"Sheshadri V (2014) Power-aware system-on-chip test optimization through frequency and voltage scaling. PhD thesis, Auburn University, ECE Department","DOI":"10.1109\/VLSI-SoC.2013.6673258"},{"key":"5652_CR41","doi-asserted-by":"crossref","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2012) Optimal power-constrained SoC test schedules with customizable clock rates. In: Proceeding 25th IEEE system-on-chip conference, pp 271\u2013276","DOI":"10.1109\/SOCC.2012.6398360"},{"key":"5652_CR42","doi-asserted-by":"crossref","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2013) Optimum test schedule for SoC with specified clock frequencies and supply voltages. In: Proceeding 26th International conference on VLSI design, pp 267\u2013272","DOI":"10.1109\/VLSID.2013.199"},{"key":"5652_CR43","doi-asserted-by":"crossref","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2013) Power-aware SoC Test optimization through dynamic voltage and frequency scaling. In: Proceeding 21st IFIP\/IEEE International conf. very large scale integration (VLSI-SoC), pp 102\u2013107","DOI":"10.1109\/VLSI-SoC.2013.6673258"},{"key":"5652_CR44","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2013) Session-less SoC test scheduling with frequency scaling. In: Proceeding 22nd IEEE North atlantic test workshop (NATW)"},{"issue":"4","key":"5652_CR45","doi-asserted-by":"publisher","first-page":"1130","DOI":"10.1109\/JSSC.2009.2013772","volume":"44","author":"DN Truong","year":"2009","unstructured":"Truong D N, Cheng W H, Mohsenin T, Yu Z, Jacobson A T, Landge G, Meeuwsen M J, Watnik C, Tran A T, Xiao Z, Work E W, Webb J W, Mejia P V, Baas B M (2009) A 167-processor computational platform in 65 nm CMOS. IEEE J Solid-State Circ 44(4):1130\u20131144","journal-title":"IEEE J Solid-State Circ"},{"key":"5652_CR46","unstructured":"Venkataramani P (2014) Reducing ATE test time by voltage and frequency scaling. PhD thesis, Auburn University, ECE Department"},{"key":"5652_CR47","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Agrawal V D (2013) Reducing test time of power constrained test by optimal selection of supply voltage. In: Proceeding 26th International conference on VLSI design, pp 273\u2013278","DOI":"10.1109\/VLSID.2013.200"},{"key":"5652_CR48","unstructured":"Venkataramani P, Agrawal V D (2013) Test time reduction using aynchronous clocking. In: Proceeding International test conf., Paper 15.3"},{"key":"5652_CR49","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Sindia S, Agrawal V D (2013) A test time theorem and its applications. In: Proceeding 14th IEEE Latin-American test workshop","DOI":"10.1109\/LATW.2013.6562685"},{"key":"5652_CR50","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Sindia S, Agrawal V D (2013) Finding best voltage and frequency to shorten power-constrained test time. In: Proceeding 31st IEEE VLSI test symp., pp 19\u201324","DOI":"10.1109\/VTS.2013.6548882"},{"issue":"2","key":"5652_CR51","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1007\/s10836-014-5447-7","volume":"30","author":"P Venkataramani","year":"2014","unstructured":"Venkataramani P, Sindia S, Agrawal V D (2014) A test time theorem and its applications. J Electron Test Theory Appl 30(2):229\u2013236","journal-title":"J Electron Test Theory Appl"},{"key":"5652_CR52","doi-asserted-by":"crossref","unstructured":"Zhao D, Huang R, Yoneda T, Fujiwara H (2007) Power-aware multi-frequency heterogeneous SoC test framework design with floor-ceiling packing. In: Proceeding IEEE ISCAS, pp 2942\u20132945","DOI":"10.1109\/ISCAS.2007.377866"},{"key":"5652_CR53","unstructured":"Zhao D, Upadhyaya S (2003) Power constrained test scheduling with dynamically varied TAM. In: Proceeding 21st IEEE VLSI test symp., pp 273\u2013278"},{"issue":"11","key":"5652_CR54","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TED.2006.884077","volume":"53","author":"W Zhao","year":"2006","unstructured":"Zhao W, Cao Y (2006) New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans Electron Dev 53(11):2816\u20132823","journal-title":"IEEE Trans Electron Dev"},{"key":"5652_CR55","doi-asserted-by":"crossref","unstructured":"Zorian Y (1993) A distributed control scheme for complex VLSI devices. In: Proceeding 11th IEEE VLSI test symp., pp 4\u20139","DOI":"10.1109\/VTEST.1993.313316"},{"key":"5652_CR56","unstructured":"Zou W, Reddy S M, Pomeranz I, Huang Y (2003) SOC Test scheduling using simulated annealing. In: Proceeding 21st IEEE VLSI test symp., pp 325\u2013330"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5652-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5652-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5652-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T09:51:41Z","timestamp":1589709101000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5652-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,15]]},"references-count":56,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4]]}},"alternative-id":["5652"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5652-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2017,3,15]]},"assertion":[{"value":"15 September 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 February 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 March 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}