{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:32:06Z","timestamp":1648989126921},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T00:00:00Z","timestamp":1490400000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"National Natural Science Foundation of China (CN)","award":["61133007"],"award-info":[{"award-number":["61133007"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1007\/s10836-017-5656-y","type":"journal-article","created":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T08:24:30Z","timestamp":1490430270000},"page":"157-169","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Parallel Test Application Method towards Power Reduction"],"prefix":"10.1007","volume":"33","author":[{"given":"Ding","family":"Deng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhentao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,25]]},"reference":[{"key":"5656_CR1","doi-asserted-by":"crossref","unstructured":"Baik DH, Saluja KK, Kajihara S (2004) Random Access Scan: A solution to test power, test data volume and test time. Proc. International Conference on VLSI Design, pp 883\u2013888","DOI":"10.1109\/ICVD.2004.1261042"},{"key":"5656_CR2","doi-asserted-by":"crossref","unstructured":"Basker P, Arulmurugan A (2012) Survey of low power testing of VLSI circuits. Proc. International Conference on Computer Communication and Informatics, pp 1\u20137","DOI":"10.1109\/ICCCI.2012.6158884"},{"key":"5656_CR3","doi-asserted-by":"crossref","unstructured":"Bhattacharya BB, Seth SC, Zhang S (2003) Double-tree scan: A novel low-power scan-path architecture. Proc. International Test Conference, pp 470\u2013479","DOI":"10.1109\/TEST.2003.1270872"},{"key":"5656_CR4","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer Science+Business Media, New York"},{"key":"5656_CR5","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2001) Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip. Proc. Design Automation Conference, pp.166\u2013169.","DOI":"10.1145\/378239.378396"},{"key":"5656_CR6","doi-asserted-by":"crossref","unstructured":"Chandra A, Ng F, Kapur R, (2008) Low power Illinois scan architecture for simultaneous power and test data volume reduction. Proc. Design, Automation and Test in Europe Conference, pp. 462\u2013467.","DOI":"10.1145\/1403375.1403486"},{"key":"5656_CR7","doi-asserted-by":"crossref","unstructured":"Chou RM, Saluja KK, Agrawal VD (1994) Power constraint scheduling of tests. Proc. International Conference on VLSI Design, pp 271\u2013274","DOI":"10.1109\/ICVD.1994.282700"},{"key":"5656_CR8","doi-asserted-by":"crossref","unstructured":"Chou RM, Saluja KK, Agrawal VD (1997) Scheduling tests for VLSI systems under power constraints. IEEE Transactions on VLSI Systems 5(2):175\u2013185","DOI":"10.1109\/92.585217"},{"key":"5656_CR9","doi-asserted-by":"crossref","unstructured":"Enokimoto K, Wen X, Miyase K, Huang J-L, Kajihara S, Wang L-T (2013) On guaranteeing capture safety in at-speed scan testing with broadcast-scan-based test compression. Proc. 26th International Conference on VLSI Design, pp 279\u2013284","DOI":"10.1109\/VLSID.2013.201"},{"key":"5656_CR10","doi-asserted-by":"crossref","unstructured":"Flores P, Costa J, Neto H, Monteiro J, Marques-Silva J (1999) Assignment and reordering of incompletely specified pattern sequences targetting minimum power dissipation, Proc. 12th International Conference on VLSI Design, pp 37\u201341","DOI":"10.1109\/ICVD.1999.745121"},{"key":"5656_CR11","doi-asserted-by":"crossref","unstructured":"Gerstend\u00f6rfer S, Wunderlich H-J (1999) Minimized power consumption for scan-based BIST, Proc. International Test Conference, pp 77\u201384","DOI":"10.1109\/TEST.1999.805616"},{"key":"5656_CR12","doi-asserted-by":"crossref","unstructured":"Girard P, Guiller L, Landrault C, Pravossoudovitch S (1999), A test vector ordering technique for switching activity reduction during test operation, Proc. 9th Great Lakes Symposium, pp 24-27","DOI":"10.1109\/GLSV.1999.757369"},{"key":"5656_CR13","unstructured":"Ando H (1980) Testing VLSI with random access scan, Proc. COMPCON, pp 50\u201352"},{"key":"5656_CR14","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1109\/TVLSI.2004.830911","volume":"12","author":"A Jas","year":"2004","unstructured":"Jas A, Pouya B, Touba NA (2004) Test data compression technique for embedded cores using virtual scan chains. IEEE Transactions on VLSI Systems 12:775\u2013781","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"5656_CR15","doi-asserted-by":"crossref","unstructured":"Le KT, Baik DH, Saluja KK (2007) Test time reduction to test for path-delay faults using enhanced random-access scan. Proc. International Conference on VLSI Design, pp 769\u2013774","DOI":"10.1109\/VLSID.2007.156"},{"key":"5656_CR16","doi-asserted-by":"crossref","unstructured":"Mudlapur AS, Agrawal VD, Singh AD (2005) A random access scans architecture to reduce hardware overhead. Proc. International Test Conference, Paper 15.1","DOI":"10.1109\/TEST.2005.1583993"},{"key":"5656_CR17","unstructured":"Mudlapur AS, Agrawal VD, Singh AD (2005) A novel random access scan flip-flop design. Proc. VLSI Design and Test Symp., pp 226-236"},{"key":"5656_CR18","doi-asserted-by":"crossref","unstructured":"Muthyala SS, Touba NA (2014) Improving test compression with scan feedforward techniques. Proc. International Test Conference, pp 1\u201310","DOI":"10.1109\/TEST.2014.7035358"},{"key":"5656_CR19","unstructured":"Nitin P, Sun X (2004) Design of a low-power D flip-flop for test-per-scan circuits. Proc. Canadian Conference on Electrical and Computer Engineering 2:777\u2013780"},{"key":"5656_CR20","doi-asserted-by":"crossref","unstructured":"Saeed SM, Sinanoglu O (2011) Expedited response compaction for scan power reduction. Proc. IEEE VLSI Test Symposium, pp. 40\u201345.","DOI":"10.1109\/VTS.2011.5783752"},{"key":"5656_CR21","doi-asserted-by":"crossref","unstructured":"Sinanoglu O, Orailoglu A (2002) Fast and Energy-Frugal Deterministic Test Through Test Vector Correlation Exploitation. Proc. International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 325-333","DOI":"10.1109\/DFTVS.2002.1173529"},{"key":"5656_CR22","doi-asserted-by":"crossref","first-page":"1325","DOI":"10.1109\/43.736572","volume":"17","author":"D Vinay","year":"1998","unstructured":"Vinay D, Chakravarty S, Pomeranz I, Reddy S (1998) Techniques for minimizing power dissipation in scan and combinational circuits during test application. IEEE Trans Comput Aided Des Integr Circuits Syst 17:1325\u20131333","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5656_CR23","unstructured":"Wagner KD (1983) Design for testability in the AMDAHL 580, Proc. COMPCON, pp 384\u2013388"},{"key":"5656_CR24","doi-asserted-by":"crossref","unstructured":"Wang S, Gupta SK (1997) ATPG for heat dissipation minimization during scan testing, Proc Design Automation Conf., pp 614\u2013619","DOI":"10.1109\/DAC.1997.597219"},{"key":"5656_CR25","doi-asserted-by":"crossref","unstructured":"Wohl P, Waicukauski JA., Colburn JE, Sonawane M (2014) Achieving extreme scan compression for SoC Designs, Proc. International Test Conference. pp.1\u20138","DOI":"10.1109\/TEST.2014.7035294"},{"key":"5656_CR26","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/TC.2007.1002","volume":"56","author":"D Xiang","year":"2007","unstructured":"Xiang D, Li KW, Sun JG, Fujiwara H (2007) Reconfigured scan forest for test application cost, test data volume and test power reduction. IEEE Trans Comput 56:557\u2013562","journal-title":"IEEE Trans Comput"},{"key":"5656_CR27","doi-asserted-by":"crossref","unstructured":"Xiang D, Chen Z, Wang LT (2012). Scan flip-flop grouping to compress test data and compact test responses for broadside delay testing, ACM Trans. on Design Automation of Electronic Systems, Vol.17, Article No. 18.","DOI":"10.1145\/2159542.2159550"},{"key":"5656_CR28","doi-asserted-by":"crossref","unstructured":"Yamato Y, Wen X, Kochte MA, Miyase K, Kajihara S, Wang L-T (2011) A novel scan segmentation design method for avoiding shift timing failure in scan testing, Proc. International test conference, pp 1\u20138","DOI":"10.1109\/TEST.2011.6139162"},{"key":"5656_CR29","doi-asserted-by":"crossref","unstructured":"Yu H, Han Y-H, Li X-W, Li H-W, Wen X-Q (2005) Compression\/Scan Co-Design for Reducing Test Data Volume, Scan-in Power Dissipation and Test Application Time, In Proc. 11th Pacific Rim International Symposium on Dependable Computing. 8.","DOI":"10.1109\/PRDC.2005.26"},{"key":"5656_CR30","unstructured":"Yu H, Fu X, Fan X, Fujiwara H (2008) Localized random access scan: Towards low area and routing overhead, Proc. ASPDAC, pp 565-570"},{"key":"5656_CR31","unstructured":"Zhang X, Roy K (2000) Power reduction in test-per-scan BIST, Proc. On-Line Testing Workshop, pp 133\u2013138"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5656-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5656-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5656-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,20]],"date-time":"2019-09-20T05:29:22Z","timestamp":1568957362000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5656-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,25]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4]]}},"alternative-id":["5656"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5656-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3,25]]}}}