{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:09:48Z","timestamp":1766268588571,"version":"3.37.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,6,29]],"date-time":"2017-06-29T00:00:00Z","timestamp":1498694400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1007\/s10836-017-5674-9","type":"journal-article","created":{"date-parts":[[2017,6,29]],"date-time":"2017-06-29T02:51:20Z","timestamp":1498704680000},"page":"515-527","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Resistive Bridging Defect Detection in Bulk, FDSOI and FinFET Technologies"],"prefix":"10.1007","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5651-2270","authenticated-orcid":false,"given":"Amit","family":"Karel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mariane","family":"Comte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Galliere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florence","family":"Azais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,6,29]]},"reference":[{"key":"5674_CR1","volume-title":"Designing SoCs with planar fully depleted devices and FinFETs","author":"R Aitken","year":"2015","unstructured":"Aitken R (2015) Designing SoCs with planar fully depleted devices and FinFETs. Keynote speech-International Electron Device Meeting, USA"},{"key":"5674_CR2","doi-asserted-by":"crossref","unstructured":"Alioto M (2010) Analysis of layout density in FinFET standard cells and impact of fin technology. IEEE international Symposium on circuits and systems (ISCAS\u201910), pp 3204-3207","DOI":"10.1109\/ISCAS.2010.5537930"},{"key":"5674_CR3","doi-asserted-by":"crossref","unstructured":"M. Alioto, Comparative Evaluation of Layout Density in 3T, 4T, and MT FinFET Standard Cells. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(5):751\u2013762, 2011","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"5674_CR4","first-page":"21","volume":"365689","author":"D Bhattacharya","year":"2014","unstructured":"Bhattacharya D et al (2014) FinFETs: from devices to architectures. Advances in Electronics, ID 365689:21","journal-title":"Advances in Electronics, ID"},{"issue":"11","key":"5674_CR5","doi-asserted-by":"crossref","first-page":"1860","DOI":"10.1109\/JPROC.2003.818336","volume":"91","author":"L Chang","year":"2003","unstructured":"Chang L et al (2003) Extremely scaled silicon nano-CMOS devices. In Proceedings of the IEEE 91(11):1860\u20131873","journal-title":"In Proceedings of the IEEE"},{"key":"5674_CR6","doi-asserted-by":"crossref","unstructured":"Colinge J-P (2008) FinFET and other multi-gate transistor. Springer","DOI":"10.1007\/978-0-387-71752-4"},{"key":"5674_CR7","volume-title":"BSIM-CMG: a compact model for multi-gate transistors","author":"M Dunga","year":"2008","unstructured":"Dunga M et al (2008) BSIM-CMG: a compact model for multi-gate transistors. Springers US"},{"issue":"2","key":"5674_CR8","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1109\/TCAD.2007.913382","volume":"27","author":"P Engelke","year":"2008","unstructured":"Engelke P et al (2008) On detection of resistive bridging defects by low-temperature and low-voltage testing. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(2):327\u2013338","journal-title":"In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5674_CR9","doi-asserted-by":"crossref","first-page":"961","DOI":"10.1016\/j.sse.2003.12.039","volume":"48","author":"C Fenouillet-Beranger","year":"2004","unstructured":"Fenouillet-Beranger C et al (2004) Requirements for ultra-thin-film devices and new materials for the CMOS roadmap. Solid State Electron 48:961\u2013967","journal-title":"Solid State Electron"},{"key":"5674_CR10","unstructured":"Iwai H (2008) CMOS technology after reaching the scale limit. 8th international workshop on junction technology IWJT, pp 1-2"},{"key":"5674_CR11","doi-asserted-by":"crossref","unstructured":"Jurczak M et al (2009) Review of FINFET technology. IEEE international SOI Conference, pp 1-4","DOI":"10.1109\/SOI.2009.5318794"},{"key":"5674_CR12","doi-asserted-by":"crossref","unstructured":"Karel A et al (2016) Comparative study of bulk, FDSOI and FinFET technologies in presence of a resistive short defect. 17th Latin-American test Symposium (LATS\u201916), Foz do Iguacu, pp 129-134","DOI":"10.1109\/LATW.2016.7483352"},{"key":"5674_CR13","unstructured":"King T-J (2005) FinFETs for nanoscale CMOS digital integrated circuits. IEEE\/ACM international Conference on Computer-aided design (ICCAD\u201905), pp 207-210"},{"key":"5674_CR14","unstructured":"Kruseman B et al (2003) Detection of resistive shorts in deep-submicron technologies. IEEE international test Conference, pp 866-875"},{"issue":"1","key":"5674_CR15","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MCD.2004.1263404","volume":"20","author":"EJ Nowak","year":"2004","unstructured":"Nowak EJ et al (2004) Turning silicon on its edge [double gate CMOS\/FinFET technology]. IEEE Circuits and Devices Magazine 20(1):20\u201331","journal-title":"IEEE Circuits and Devices Magazine"},{"key":"5674_CR16","unstructured":"Philippe M et al (2013) UTBB FD-SOI: a process\/design symbiosis for breakthrough energy-efficiency. Design, Automation & Test in Europe Conference & Exhibition (DATE\u201913), pp 952-957"},{"key":"5674_CR17","doi-asserted-by":"crossref","unstructured":"Planes N et al (2012) 28nm FDSOI technology platform for high-speed low-voltage digital applications. Symposium on VLSI technology (VLSIT\u201912), pp 133-134","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"5674_CR18","doi-asserted-by":"crossref","unstructured":"Polian I et al (2005) Resistive bridge fault model evolution from conventional to ultra deep submicron. 23rd IEEE VLSI test Symposium (VTS'05), pp 343-348","DOI":"10.1109\/VTS.2005.72"},{"key":"5674_CR19","doi-asserted-by":"crossref","unstructured":"Renovell M et al (1995) The concept of resistance interval: a new parametric model for realistic resistive bridging fault. IEEE VLSI test Symposium (VTS'95), pp 184-189","DOI":"10.1109\/VTEST.1995.512635"},{"key":"5674_CR20","doi-asserted-by":"crossref","unstructured":"Sinha S et al (2012) Exploring sub-20nm FinFET design with predictive technology models. Annual design Automation Conference (DAC '12). ACM, New York","DOI":"10.1145\/2228360.2228414"},{"key":"5674_CR21","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1016\/j.mseb.2005.08.122","volume":"124\u2013125","author":"T Skotnicki","year":"2005","unstructured":"Skotnicki T et al (2005) New materials and device architectures for the end-of-roadmap CMOS nodes. Mater Sci Eng B 124\u2013125:3\u20137","journal-title":"Mater Sci Eng B"},{"key":"5674_CR22","unstructured":"Takayasu S et al (2006) Fully-depleted SOI CMOS circuits and technology for ultra-low power aaplication. Springer"},{"key":"5674_CR23","doi-asserted-by":"crossref","unstructured":"Tayade R et al (2007) Small-delay defect detection in the presence of process variations. 8th international Symposium on quality electronic design (ISQED'07). San Jose, pp 711-716","DOI":"10.1109\/ISQED.2007.145"},{"issue":"11","key":"5674_CR24","doi-asserted-by":"crossref","first-page":"2799","DOI":"10.1016\/j.microrel.2012.04.001","volume":"52","author":"H Villacorta","year":"2012","unstructured":"Villacorta H et al (2012) Resistive bridge defect detection enhancement under parameter variations combining low VDD and body bias in a delay based test. In Microelectronics Reliability 52(11):2799\u20132804","journal-title":"In Microelectronics Reliability"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5674-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5674-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5674-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,27]],"date-time":"2019-09-27T11:00:11Z","timestamp":1569582011000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5674-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,29]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["5674"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5674-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2017,6,29]]}}}