{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T15:54:11Z","timestamp":1765382051515},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T00:00:00Z","timestamp":1502236800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1007\/s10836-017-5679-4","type":"journal-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T04:29:25Z","timestamp":1502252965000},"page":"591-605","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Efficient Techniques for Fault Detection and Correction of Reversible Circuits"],"prefix":"10.1007","volume":"33","author":[{"given":"Hafiz Md. Hasan","family":"Babu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Md. Solaiman","family":"Mia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashis Kumer","family":"Biswas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,8,9]]},"reference":[{"key":"5679_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal VD (1981) An information theoretic approach to digital fault testing. IEEE Trans Con Comp, 582\u2013587","DOI":"10.1109\/TC.1981.1675843"},{"key":"5679_CR2","unstructured":"Allen JS, Biamonte JD, Perkowsky MA (2005) ATPG for Reversible Circuits using Technology Related Fault Models. Proc 7th Int Symp on Representations and Methodology of Future Computing Technologies, RM2005, Tokyo, Japan 2005, 1-8"},{"key":"5679_CR3","doi-asserted-by":"crossref","unstructured":"Babu HMH, Islam MR, Chowdhury SMA, Chowdhury AR (2004) Synthesis of Full-Adder Circuit Using Reversible Logic. Proc 17th Int Conf VLSI Des, 757\u2013760","DOI":"10.1109\/ICVD.2004.1261020"},{"issue":"1","key":"5679_CR4","first-page":"15","volume":"1","author":"M Barshan","year":"2011","unstructured":"Barshan M, Bahramnejad S, Kalantary Z (2011) A Fault Detection Method for Reversible Circuits. J Adv Math Comput Methods 1(1):15\u201320","journal-title":"J Adv Math Comput Methods"},{"issue":"3","key":"5679_CR5","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2005","unstructured":"Baumann R (2005) Soft Errors in Advanced Computer Systems. IEEE Des and Test of Computers 22(3):258\u2013266","journal-title":"IEEE Des and Test of Computers"},{"key":"5679_CR6","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17:525\u2013532","journal-title":"IBM J Res Dev"},{"key":"5679_CR7","unstructured":"Biamonte JD, Allen JS, Lukac M, Perkowsky M (2004) Principles of Quantum Fault Detection. McNair Res Journal, USA, 1\u201312"},{"issue":"5","key":"5679_CR8","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1007\/s10836-010-5171-x","volume":"26","author":"JD Biamonte","year":"2010","unstructured":"Biamonte JD, Allen JS, Perkowsky MA (2010) Fault models for quantum mechanical switching networks. J Electron Test Theory Appl 26(5):499\u2013511","journal-title":"J Electron Test Theory Appl"},{"issue":"12","key":"5679_CR9","doi-asserted-by":"crossref","first-page":"1693","DOI":"10.1016\/j.mejo.2008.04.003","volume":"39","author":"AK Biswas","year":"2008","unstructured":"Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient Approaches for designing reversible binary coded decimal adders. Microelectron J 39(12):1693\u20131703","journal-title":"Microelectron J"},{"key":"5679_CR10","unstructured":"Bubna M, Goyal N, Sengupta I (2007) A DFT Methodology for Detecting Bridging Faults in Reversible Logic Circuits. IEEE Region 10 Conf, 1\u20134"},{"key":"5679_CR11","doi-asserted-by":"crossref","unstructured":"Fang-Ying X, Han-Yu C, Wen-jie L, Zhi-qiang L (2008) Fault Detection for Single and Multiple Missing-gate Faults in Reversible Circuits. IEEE World Cong Computational Intelligence, 131\u2013135","DOI":"10.1109\/CEC.2008.4630787"},{"key":"5679_CR12","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1364\/ON.11.2.000011","volume":"11","author":"R Feynman","year":"1985","unstructured":"Feynman R (1985) Quantum Mechnical Computers. Optics News 11:11\u201320","journal-title":"Optics News"},{"issue":"6","key":"5679_CR13","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1007\/BF01886518","volume":"16","author":"R Feynman","year":"1986","unstructured":"Feynman R (1986) Quantum Mechanical Computers. Found Phys 16(6):507\u2013531","journal-title":"Found Phys"},{"key":"5679_CR14","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T (1982) Conservative Logic. Int J Theor Phys 21:219\u2013253","journal-title":"Int J Theor Phys"},{"key":"5679_CR15","doi-asserted-by":"crossref","unstructured":"Hayes JP, Polian I, Becker B (2004) Testing for Missing Gate Faults in Reversible Circuits. Proc. 13th Asian Test Symp., Taiwan, 1-6","DOI":"10.1109\/ATS.2004.84"},{"key":"5679_CR16","doi-asserted-by":"crossref","unstructured":"Hoffmann DW, Kropf T (2000) Efficient Design Error Correction of Digital Circuits. Proc Int Conf Computer Des, 465\u2013472","DOI":"10.1109\/ICCD.2000.878324"},{"issue":"9","key":"5679_CR17","doi-asserted-by":"crossref","first-page":"1652","DOI":"10.1109\/TCAD.2005.858352","volume":"25","author":"W Hung","year":"2006","unstructured":"Hung W, Song X, Yang G, Yang J, Perkowski M (2006) Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans Comput Aided Des Integr Circuits Syst 25(9):1652\u20131663","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5679_CR18","doi-asserted-by":"crossref","unstructured":"James RK, Shahana TK, Jacob JP, Sasi S (2007) Fault Tolerant Error Coding and Detection using Reversible Gates. IEEE Region 10 Conf TENCON, 1\u20134","DOI":"10.1109\/TENCON.2007.4428776"},{"issue":"9","key":"5679_CR19","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/43.310903","volume":"13","author":"W Kunz","year":"1994","unstructured":"Kunz W, Pradhan DK (1994) Recursive learning: A new implication technique for efficient solutions to CAD-problems: Test, verification and optimization. IEEE Trans Comput Aided Des Integr Circuits Syst 13(9):1149\u20131158","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5679_CR20","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"3","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 3:183\u2013191","journal-title":"IBM J Res Dev"},{"key":"5679_CR21","doi-asserted-by":"crossref","unstructured":"Liu B (2010) Error - Detecting\/Correcting - Code - Based Self - Checked\/Corrected\/Timed Circuits. NASA\/ESA Conf Adaptive Hardware and Sys, 66\u201372","DOI":"10.1109\/AHS.2010.5546217"},{"key":"5679_CR22","unstructured":"Maslov D (2017) Reversible Benchmark Circuits. \nhttp:\/\/www.cs.uvic.ca\/dmaslov\n\n, Department of Computer Science, University of Victoria"},{"key":"5679_CR23","doi-asserted-by":"crossref","unstructured":"Mondal J, Mondal B, Kole DK, Rahaman H, Das DK (2015) Boolean Difference Technique for Detecting All Missing Gate Faults in Reversible Circuits. IEEE 18th Int Symp Des and Diagnostics of Electronic Circuits and Sys, 95\u201398","DOI":"10.1109\/DDECS.2015.43"},{"key":"5679_CR24","doi-asserted-by":"crossref","unstructured":"Nagamani AN, Abhishek B, Agrawal VK (2015) Deterministic approach for Bridging fault detection in Peres-Fredkin and Toffoli based Reversible circuits. IEEE Int Conf Computational Intelligence and Computing Res, 87\u201392","DOI":"10.1109\/ICCIC.2015.7435662"},{"issue":"2","key":"5679_CR25","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1007\/s10836-016-5574-4","volume":"32","author":"AN Nagamani","year":"2016","unstructured":"Nagamani AN, Ashwin S, Abhishek B, Agrawal VK (2016) An Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits. J Electron Test Theory Appl 32(2):175\u2013196","journal-title":"J Electron Test Theory Appl"},{"key":"5679_CR26","doi-asserted-by":"crossref","unstructured":"Naseer R, Draper J (2008) Parallel Double Error Correcting Code Design to Mitigate Multi-Bit Upsets in SRAMs. Solid State Circuits Conf, 222\u2013225","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"issue":"3","key":"5679_CR27","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/TDMR.2005.855790","volume":"5","author":"M Nicolaidis","year":"2005","unstructured":"Nicolaidis M (2005) Design for Soft Error Mitigation. IEEE Trans Device Mater Reliab 5(3):405\u2013418","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5679_CR28","volume-title":"Quantum Computation and Quantum Information","author":"MA Nielsen","year":"2000","unstructured":"Nielsen MA, Chuang IL (2000) Quantum Computation and Quantum Information. Cambridge Univ Press, Cambridge"},{"issue":"1","key":"5679_CR29","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MP.2005.1405801","volume":"24","author":"WD Pan","year":"2005","unstructured":"Pan WD, Nalasani M (2005) Reversible Logic. IEEE Potentials 24(1):38\u201341","journal-title":"IEEE Potentials"},{"key":"5679_CR30","doi-asserted-by":"crossref","unstructured":"Parhami B (2006) Fault tolerant reversible circuits. Proc 40th Asimolar Conf Sig Sys Comp Pacific Grove, 1726\u20131729","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"5679_CR31","unstructured":"Patel KN, Hayes JP, Markov IL (2003) Fault Testing for Reversible Logic Circuits. Proc. 21st IEEE VLSI Test Symp., USA pp. 410\u2013416"},{"issue":"8","key":"5679_CR32","doi-asserted-by":"crossref","first-page":"1220","DOI":"10.1109\/TCAD.2004.831576","volume":"23","author":"KN Patel","year":"2004","unstructured":"Patel KN, Hayes JP, Markov IL (2004) Fault Testing for Reversible Circuits. IEEE Trans Computer Aid Des 23(8):1220\u20131230","journal-title":"IEEE Trans Computer Aid Des"},{"key":"5679_CR33","doi-asserted-by":"crossref","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","volume":"32","author":"A Peres","year":"1985","unstructured":"Peres A (1985) Reversible logic and quantum computers. Phys Rev A 32:3266\u20133276","journal-title":"Phys Rev A"},{"key":"5679_CR34","doi-asserted-by":"crossref","unstructured":"Perkowski M, Biamonte J, Lukac M (2005) Test Generation and Fault Localization for Quantum Circuits. Proc 35th ISMVL, Canada, 1-7","DOI":"10.1109\/ISMVL.2005.46"},{"key":"5679_CR35","doi-asserted-by":"crossref","unstructured":"Polian I, Hayes JP (2010) Advanced Modeling of Faults in Reversible Circuits. Des and Test Symp, St. Petersburg, Russia, 376\u2013381","DOI":"10.1109\/EWDTS.2010.5742135"},{"key":"5679_CR36","doi-asserted-by":"crossref","unstructured":"Polian I, Hayes JP, Fiehn T, Becker B (2005) A Family of Logical Fault Models for Reversible Circuits. IEEE Proc 14th Asian Test Symp, 422\u2013427","DOI":"10.1109\/ATS.2005.9"},{"key":"5679_CR37","doi-asserted-by":"crossref","unstructured":"Saligram R (2013) Design and Implementation of Logical Cost Efficient Nanometric Fault Tolerant Reversible BCD Adder. IEEE Annual India Conf 1\u20136","DOI":"10.1109\/INDCON.2013.6726019"},{"issue":"4","key":"5679_CR38","doi-asserted-by":"crossref","first-page":"2855","DOI":"10.1103\/PhysRevA.53.2855","volume":"53","author":"J Smoline","year":"1996","unstructured":"Smoline J, DiVincenzo DP (1996) Five two-qubit gates are sufficient to implement the quantum Fredkin Gate. Phys Rev A 53(4):2855\u20132856","journal-title":"Phys Rev A"},{"key":"5679_CR39","doi-asserted-by":"crossref","unstructured":"Veneris A, Chang R, Abadir MS, Amiri M (2004) Fault equivalence and diagnostic test generation using ATPG. IEEE Int Symp Circuits and Systems, Canada, 1-4","DOI":"10.1109\/ISCAS.2004.1329502"},{"issue":"1","key":"5679_CR40","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1006\/jagm.1994.1004","volume":"16","author":"RM Verma","year":"1994","unstructured":"Verma RM (1994) A General Method and a Master Theorem for Divide-and-Conquer Recurrences with Applications. J Algo 16(1):67\u201379","journal-title":"J Algo"},{"key":"5679_CR41","doi-asserted-by":"crossref","unstructured":"Wille R, Drechsler R (2009) BDD-based synthesis of Reversible Logic for large functions. Proc Des Autom Conf., USA, 270\u2013275","DOI":"10.1145\/1629911.1629984"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5679-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5679-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5679-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,6]],"date-time":"2017-10-06T10:27:46Z","timestamp":1507285666000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5679-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,9]]},"references-count":41,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017,10]]}},"alternative-id":["5679"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5679-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8,9]]}}}