{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,5]],"date-time":"2025-06-05T10:50:27Z","timestamp":1749120627518,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2017,9,2]],"date-time":"2017-09-02T00:00:00Z","timestamp":1504310400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,9,2]],"date-time":"2017-09-02T00:00:00Z","timestamp":1504310400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1116213"],"award-info":[{"award-number":["CCF-1116213"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1007\/s10836-017-5681-x","type":"journal-article","created":{"date-parts":[[2017,9,2]],"date-time":"2017-09-02T08:39:29Z","timestamp":1504341569000},"page":"573-589","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Three-Stage Optimization of Pre-Bond Diagnosis of TSV Defects"],"prefix":"10.1007","volume":"33","author":[{"given":"Bei","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,2]]},"reference":[{"key":"5681_CR1","doi-asserted-by":"crossref","unstructured":"Aoki M, Furuta F, Hozawa K, Hanaoka Y, Kikuchi H, Yanagisawa A, Mitsuhashi T, Takeda K (2013) Fabricating 3D integrated CMOS devices by using wafer stacking and via-last TSV technologies. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), pp 29.5.1\u201329.5.4","DOI":"10.1109\/IEDM.2013.6724718"},{"key":"5681_CR2","unstructured":"Chen H, Shih J, Li SW, Lin HC, Wang M, Peng C (2010) Electrical tests for three-dimensional ICs (3DICs) with TSVs. In: Proceedings of IEEE International Workshop on Testing Three-Dimensional Stacked ICs (3D-TEST), pp 1\u20136"},{"key":"5681_CR3","doi-asserted-by":"crossref","unstructured":"Cho M, Liu C, Kim D, Lim S, Mukhopadhyay S (2010) Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system. In: Proceedings of International Conference on Computer-Aided Design (ICCAD), pp 694\u2013697","DOI":"10.1109\/ICCAD.2010.5654255"},{"key":"5681_CR4","unstructured":"CPLEX Optimizer. avialable from \n                    https:\/\/www-01.ibm.com\/software\/commerce\/optimization\/cplex-optimizer\/\n                    \n                  , accessed on July 27, 2017"},{"key":"5681_CR5","doi-asserted-by":"crossref","unstructured":"Deutsch S, Chakrabarty K (2013) Non-invasive pre-bond TSV Test using ring oscillators and multiple voltage levels. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1065\u20131070","DOI":"10.7873\/DATE.2013.225"},{"key":"5681_CR6","unstructured":"Hsieh A, Hwang T, Chang M, Tsai M (2010) TSV Redundancy: architecture and design issues in 3D IC. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 166\u2013171"},{"key":"5681_CR7","doi-asserted-by":"crossref","unstructured":"Huang Y, Li J, Chen J, Kwai D, Chou Y, Wu C (2011) A built-in self-test scheme for the post-bond test of TSVs in 3D ICs. In: Proceedings of IEEE 29th VLSI Test Symposium (VTS), pp 20\u201325","DOI":"10.1109\/VTS.2011.5783749"},{"key":"5681_CR8","doi-asserted-by":"crossref","unstructured":"Ingelsson U, Goel SK, Larsson E, Marinissen EJ (2005) Test scheduling for modular SOCs in an Abort-on-Fail environment. In: Proceedings of European Test Symposium (ETS), pp 201\u2013206","DOI":"10.1109\/ETS.2005.38"},{"issue":"2","key":"5681_CR9","doi-asserted-by":"publisher","first-page":"559","DOI":"10.1109\/TCAD.2012.2228742","volume":"32","author":"L Jiang","year":"2013","unstructured":"Jiang L, Xu Q, Eklow B (2013) On effective through-silicon via repair for 3-D-Stacked Cs. IEEE Trans Comput Aided Des Integr Circuits Syst 32(2):559\u2013571","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5681_CR10","doi-asserted-by":"crossref","unstructured":"Jung M, Mitra J, Pan D, Lim S (2011) TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3D IC. In: Proceedings of 48th Design Automation Conference (DAC), pp 188\u2013193","DOI":"10.1145\/2024724.2024767"},{"key":"5681_CR11","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Chi CC, Verbree J, Konijnenburg M (2010) 3D DfT architecture for pre-bond and post-bond testing. In: Proceedings of IEEE International 3D Systems Integration Conference (3DIC), pp 1\u20138","DOI":"10.1109\/3DIC.2010.5751450"},{"key":"5681_CR12","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Verbree J, Konijnenburg M (2010) A structured and scalable test access architecture for TSV-based 3D stacked ICs. In: Proceedings of IEEE 28th VLSI Test Symposium (VTS), pp 269\u2013274","DOI":"10.1109\/VTS.2010.5469556"},{"key":"5681_CR13","unstructured":"Marinissen EJ, McLaurin T, Jiao H (2016) IEEE Std P1838: DfT Standard-Under-Development For 2.5D-, 3D-, and 5.5d-SICs. In: Proceedings of IEEE 21th European Test Symposium (ETS), pp 1\u201310"},{"key":"5681_CR14","doi-asserted-by":"crossref","unstructured":"Noia B, Chakrabarty K (2011) Identification of defective TSVs in pre-bond testing of 3D ICs. In: Proceedings of 20th Asian Test Symposium (ATS), pp 187\u2013194","DOI":"10.1109\/ATS.2011.57"},{"key":"5681_CR15","doi-asserted-by":"crossref","unstructured":"Noia B, Chakrabarty K (2011) Pre-bond probing of TSVs in 3D stacked ICs. In: Proceedings of International Test Conference (ITC), pp 1\u201310","DOI":"10.1109\/TEST.2011.6139179"},{"key":"5681_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02378-6","volume-title":"Design-for-Test and test optimization techniques for TSV-based 3D stacked ICs","author":"B Noia","year":"2014","unstructured":"Noia B, Chakrabarty K (2014) Design-for-Test and test optimization techniques for TSV-based 3D stacked ICs. Springer, Berlin"},{"key":"5681_CR17","doi-asserted-by":"crossref","unstructured":"Pan D, Lim S, Athikulwongse K, Jung M, Mitra J, Pak J, Pathak M, Yang J (2012) Design for manufacturability and reliability for TSV-Based 3D ICs. In: Proceedings of 17th Asia and South Pacific Design Automation Conference (ASP-DAC), pp 750\u2013755","DOI":"10.1109\/ASPDAC.2012.6165055"},{"key":"5681_CR18","unstructured":"PTM 45nm Model. available from \n                    http:\/\/ptm.asu.edu\/\n                    \n                  , accessed on July 27, 2017"},{"key":"5681_CR19","doi-asserted-by":"crossref","unstructured":"Rajski J, Tyszer J (2013) Fault diagnosis of TSV-based interconnects in 3-D stacked designs. In: Proceedings of International Test Conference (ITC), pp 1\u20139","DOI":"10.1109\/TEST.2013.6651894"},{"issue":"9","key":"5681_CR20","doi-asserted-by":"publisher","first-page":"1357","DOI":"10.1109\/TVLSI.2008.2003513","volume":"17","author":"S Reda","year":"2009","unstructured":"Reda S, Smith G, Smith L (2009) Maximizing the functional yield of wafer-to-wafer 3-D integration. IEEE Trans Very Large Scale Integr VLSI Syst 17(9):1357\u20131362","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5681_CR21","doi-asserted-by":"crossref","unstructured":"Roy SK, Chatterjee S, Giri C, Rahaman H (2013) Faulty TSVs identification and recovery in 3D stacked ICs during pre-bond testing. In: Proceedings of IEEE International 3D Systems Integration Conference (3DIC), pp 1\u20136","DOI":"10.1109\/3DIC.2013.6702339"},{"key":"5681_CR22","doi-asserted-by":"crossref","unstructured":"Smith K, Hanaway P, Jolley M, Gleason R, Strid E (2011) Evaluation of TSV and micro-bump probing for wide I\/O testing. In: Proceedings of International Test Conference (ITC), pp 1\u201310","DOI":"10.1109\/TEST.2011.6139180"},{"key":"5681_CR23","doi-asserted-by":"crossref","unstructured":"Stapper CH, Armstrong FM, Saji K (1983) Integrated circuit yield statistics. In: Proceedings of the IEEE, pp 453\u2013470","DOI":"10.1109\/PROC.1983.12619"},{"key":"5681_CR24","doi-asserted-by":"crossref","unstructured":"Taouil M, Hamdioui S, Verbree J, Marinissen EJ (2010) On maximizing the compound yield for 3D wafer-to-wafer stacked ICs. In: Proceedings of International Test Conference (ITC), pp 1\u201310","DOI":"10.1109\/TEST.2010.5699218"},{"key":"5681_CR25","doi-asserted-by":"crossref","unstructured":"Verbree J, Marinissen EJ, Roussel P, Velenis D (2010) On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking. In: Proceedings of 15th IEEE European Test Symposium (ETS), pp 36\u201341","DOI":"10.1109\/ETSYM.2010.5512785"},{"key":"5681_CR26","doi-asserted-by":"crossref","unstructured":"Woo DH, Seong NH, Lewis DL, Lee H-HS (2010) An optimized 3D-stacked memory architecture by exploiting excessive, High-Density TSV bandwidth. In: Proceedings of IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), pp 1\u201312","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"5681_CR27","doi-asserted-by":"crossref","unstructured":"Yaglioglu O, Eldridge B (2012) Direct connection and testing of TSV and Microbump devices using nanopierce contactor for 3d-IC Integration. In: Proceedings of IEEE 30th VLSI Test Symposium (VTS), pp 96\u2013101","DOI":"10.1109\/VTS.2012.6231086"},{"key":"5681_CR28","unstructured":"You J-W, Huang S-Y, Kwai D-M, Chou Y-F, Wu C-W (2010) Performance characterization of TSV in 3D IC via sensitivity analysis. In: Proceedings 19th Asian Test Symposium (ATS), pp 389\u2013394"},{"key":"5681_CR29","unstructured":"Zhang B (2014) Pre-bond TSV test optimization and stacking yield improvement for 3D ICs. PhD thesis, Auburn University"},{"issue":"6","key":"5681_CR30","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1007\/s10836-013-5429-1","volume":"30","author":"B Zhang","year":"2014","unstructured":"Zhang B, Agrawal VD (2014) A novel wafer manipulation method for yield improvement and cost reduction of 3D wafer-on-wafer stacked ICs. J Electronic Testing: Theory Appl 30(6):57\u201375","journal-title":"J Electronic Testing: Theory Appl"},{"key":"5681_CR31","doi-asserted-by":"crossref","unstructured":"Zhang B, Agrawal VD (2014) An optimal probing method of pre-bond TSV fault identification for 3D stacked ICs. In: Proceedings of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp 1\u20133","DOI":"10.1109\/S3S.2014.7028201"},{"key":"5681_CR32","doi-asserted-by":"crossref","unstructured":"Zhang B, Agrawal VD (2014) An optimized diagnostic procedure for pre-bond TSV defects. In: Proceedings of the 32nd IEEE International Conference on Computer Design (ICCD), pp 189\u2013194","DOI":"10.1109\/ICCD.2014.6974680"},{"key":"5681_CR33","doi-asserted-by":"crossref","unstructured":"Zhang B, Agrawal VD (2015) Diagnostic tests for pre-bond TSV defects. In: Proceedings of the 28th International Conference on VLSI Design, pp 387\u2013392","DOI":"10.1109\/VLSID.2015.71"},{"key":"5681_CR34","doi-asserted-by":"crossref","unstructured":"Zhang B, Li B, Agrawal VD (2013) Yield analysis of a novel wafer manipulation method in 3D stacking. In: Proceedings of IEEE International 3D Systems Integration Conference (3DIC), pp 1\u20138","DOI":"10.1109\/3DIC.2013.6702370"},{"key":"5681_CR35","doi-asserted-by":"crossref","unstructured":"Zhao Y, Khursheed S, Al-Hashimi BM (2011) Cost-effective TSV grouping for yield improvement of 3d-ICs. In: Proceedings of IEEE 20th Asian Test Symposium (ATS), pp 201\u2013206","DOI":"10.1109\/ATS.2011.37"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5681-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5681-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5681-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T09:51:53Z","timestamp":1589709113000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5681-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,2]]},"references-count":35,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017,10]]}},"alternative-id":["5681"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5681-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2017,9,2]]},"assertion":[{"value":"19 March 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 August 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 September 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}