{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:28Z","timestamp":1740123568313,"version":"3.37.3"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T00:00:00Z","timestamp":1511827200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s10836-017-5692-7","type":"journal-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T01:39:38Z","timestamp":1511833178000},"page":"721-739","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Reliability-Aware Methodology to Isolate Timing-Critical Paths under Aging"],"prefix":"10.1007","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7894-3952","authenticated-orcid":false,"given":"Ankush","family":"Srivastava","sequence":"first","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Adit D.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Kewal K.","family":"Saluja","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,11,28]]},"reference":[{"key":"5692_CR1","doi-asserted-by":"crossref","unstructured":"Ahmadi M, Jafari R (2016) A novel technique to detect aging in analog\/mixed-signal circuits. In: Proceedings of IEEE EWDTS","DOI":"10.1109\/EWDTS.2016.7807643"},{"key":"5692_CR2","doi-asserted-by":"crossref","unstructured":"Bahukudumbi S, Chakrabarty K (2009) Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In, IEEE Transactions on VLSI","DOI":"10.1109\/VTS.2008.28"},{"key":"5692_CR3","unstructured":"Bowman K (2001) A circuit-level perspective of Opportunities and Limitations for Gigascale Integration. Ph.D dissertation, Georgia Institute of Technology"},{"key":"5692_CR4","unstructured":"Cadence Spectre, https:\/\/www.cadence.com\/content\/cadence-www\/global\/en_US\/home\/tools\/custom-ic-analog-rf-design\/circuit-simulation\/spectre-circuit-simulator.html , Accessed 22 October, 2017"},{"key":"5692_CR5","unstructured":"Cadence Design Systems, www.cadence.com\/products , Accessed 12 July 2017"},{"key":"5692_CR6","volume-title":"Static timing analysis for nanometer designs, ISBN 978-0-387-93819-6","author":"R Chadha","year":"2009","unstructured":"Chadha R, Bhasker J (2009) Static timing analysis for nanometer designs, ISBN 978-0-387-93819-6. Springer, Berlin"},{"key":"5692_CR7","unstructured":"Effective Current Source Model, https:\/\/www.cadence.com\/content\/cadence-www\/global\/en_US\/home\/alliances\/standards-and-languages\/ecsm-library-format.html , Accessed 22 October, 2017"},{"key":"5692_CR8","doi-asserted-by":"crossref","unstructured":"Groeseneken G, Crupi F, Shickova A, Thijs S, Linten D, Kaczer B, Collaert N, Jurczak M (2008) Reliability issues in muGFET nanodevices. In: Proceedings of IEEE IRPS","DOI":"10.1109\/RELPHY.2008.4558863"},{"key":"5692_CR9","doi-asserted-by":"crossref","unstructured":"Han S, Kim B, Kim J (2013) Variation-Aware Aging Analysis in Digital ICs, IEEE transaction on VLSI systems","DOI":"10.1109\/TVLSI.2012.2228886"},{"key":"5692_CR10","doi-asserted-by":"crossref","unstructured":"Jeppson KO, Svensson CM (1977) Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices, Journal of Applied Physics","DOI":"10.1063\/1.323909"},{"key":"5692_CR11","unstructured":"Jin Y, Makris Y (2008) Hardware Trojan detection using path delay fingerprint. In: Proceedings of IEEE International Workshop on Hardware-Oriented Security and Trust"},{"key":"5692_CR12","doi-asserted-by":"crossref","unstructured":"Kahng AB, Muddu S (1996) Efficient gate delay modeling for large interconnect loads. In: Proceedings of IEEE MCMC","DOI":"10.1109\/MCMC.1996.510795"},{"key":"5692_CR13","unstructured":"Kim S-Y (2005) Negative bias temperature instability (NBTI) of Bulk FinFETs. In: Proceedings of IEEE IRPS"},{"key":"5692_CR14","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/TR.2002.804492","volume":"52","author":"GA Klutke","year":"2003","unstructured":"Klutke GA, Kiessler PC, Wortman MA (2003) A critical look at the bathtub curve. IEEE Tran Reliab 52:125\u2013129","journal-title":"IEEE Tran Reliab"},{"key":"5692_CR15","unstructured":"Kufiuoglu H (2007) MOSFET Degradation Due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and its Implications for Reliability-aware VLSI Design. PhD dissertation, Purdue University"},{"key":"5692_CR16","unstructured":"Kufiuoglu H, Ashraful Alam M (2004) A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultra-scaled planar and surround-gate MOSFETs. In: Proceedings of IEEE IEDM Technical Digest"},{"key":"5692_CR17","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1016\/j.microrel.2014.09.007","volume":"55","author":"D Kurz","year":"2015","unstructured":"Kurz D (2015) An advanced area scaling approach for semiconductor burn-in. Microelectron Reliab 55:129","journal-title":"Microelectron Reliab"},{"key":"5692_CR18","doi-asserted-by":"crossref","unstructured":"Kwasnick R (2012) Impact of technology scaling on HTOL. In: Proceedings of IEEE IRPS","DOI":"10.1109\/IRPS.2012.6241850"},{"key":"5692_CR19","doi-asserted-by":"crossref","unstructured":"Lee J, Park I, McCluskey J (2008). In: Proceedings of IEEE VLSI Test Symposium, Error sequency analysis","DOI":"10.1109\/VTS.2008.45"},{"key":"5692_CR20","doi-asserted-by":"crossref","unstructured":"Li Y, Kim YM, Mintarno E, Gardner DS, Mitra S (2009) Overcoming early-life failure and aging for robust systems. In: Proceedings of IEEE Design and Test Computers","DOI":"10.1109\/MDT.2009.152"},{"key":"5692_CR21","doi-asserted-by":"crossref","unstructured":"Liao W-S (2008) Investigation of Reliability Characteristics in NMOS and PMOS fin-FETs IEEE Electronic Device Letters","DOI":"10.1109\/LED.2008.2000723"},{"key":"5692_CR22","doi-asserted-by":"crossref","unstructured":"Liao W-S, Liaw Y-G, Tang M-C, Chakraborty S, Liu CW (2008) Investigation of Reliability Characteristics in NMOS and PMOS fin-FETs IEEE Electron Device Letter","DOI":"10.1109\/LED.2008.2000723"},{"key":"5692_CR23","unstructured":"Lopez GG (2009) The impact of interconnect process variations and size effects for gigascale integration. Ph.D dissertation, Georgia Institute of Technology"},{"key":"5692_CR24","doi-asserted-by":"crossref","unstructured":"Ma C, Mattausch HJ, Miyake M, Iizuka T, Mattausch MM, Matsuzawa K, Yamaguchi S, Hoshida T, Imade M, Koh R, Arakawa T, He J (2013) Compact reliability model for degradation of advanced p-MOSFETs due to NBTI and hot-carrier effects in the circuit simulation. In: Proceedings of IEEE IRPS","DOI":"10.1109\/IRPS.2013.6531943"},{"key":"5692_CR25","doi-asserted-by":"crossref","unstructured":"Magnone P, Crupi F, Wils N, Jain R, Tuinhout H, Andricciola P, Giusi G, Fiegna C (2011) Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies IEEE Transactions on Electronic Devices","DOI":"10.1109\/TED.2011.2156414"},{"key":"5692_CR26","doi-asserted-by":"crossref","unstructured":"Mahmoud M, Soin N (2016) BTI Lifetime reliability of planar MOSFET versus finFET for 16 nm technology node. In: Proceedings of IEEE IPFA","DOI":"10.1109\/IPFA.2016.7564296"},{"key":"5692_CR27","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-6163-0","volume-title":"Analog IC reliability in nanometer CMOS, Chapter 2","author":"E Maricau","year":"2013","unstructured":"Maricau E, Gielen G (2013) Analog IC reliability in nanometer CMOS, Chapter 2. Springer, New York"},{"key":"5692_CR28","unstructured":"Nagel LW, Pederson DO (1973) SPICE (Simulation Program with Integrated Circuit Emphasis), Memorandum no. ERL-m382, University of California, Berkeley"},{"key":"5692_CR29","doi-asserted-by":"crossref","unstructured":"Park C, John JP, Klein K, Teplik J, Caravella J, Whitfield J, Papworth K, Cheng S (1995) Reversal of temperature dependence of integrated circuits operating at very low voltages. In: Proceedings of International Electronic Devices Mtg, pp 71\u201374","DOI":"10.1109\/IEDM.1995.497185"},{"key":"5692_CR30","unstructured":"Patel JH Can we save Energy if we allow Errors in Computing?, University of Illinois at Urbana-Champaign, Last Accessed 21 July: slideplayer.com\/slide\/9969908\/"},{"key":"5692_CR31","unstructured":"Rabaey JM, Chandrakasan A, Nikolic B (2016) Digital Integrated Circuits: A design perspective, Chapter 9, ISBN-13: 978-9332573925 Pearson Education"},{"key":"5692_CR32","unstructured":"Srivastava A, Aggarwal A, Bakhshi R (2015) Effect of static stress in burn-in environment on yield of complex designs. In: Proceedings of IEEE Workshop on RTL and High Level Testing"},{"key":"5692_CR33","unstructured":"Srivastava A, Singh V, Singh A, Saluja K (2015) A methodology for identifying high timing variability paths in complex designs. In: Proceedings of IEEE Asian Test symposium"},{"key":"5692_CR34","unstructured":"Srivastava A, Singh V, Singh A, Saluja K (2016) Path-based approach to identify timing critical paths under aging. In: Proceedings of IEEE Workshop on RTL and High Level Testing"},{"key":"5692_CR35","doi-asserted-by":"crossref","unstructured":"Srivastava A, Singh V, Singh A, Saluja K (2017) Identifying high variability speed-limiting paths under aging. In: Proceedings of IEEE Latin American Test Symposium","DOI":"10.1109\/LATW.2017.7906757"},{"key":"5692_CR36","doi-asserted-by":"publisher","unstructured":"Tehranipoor M, Peng K, Chakrabarty K (2011) Test and Diagnosis for Small-Delay Defects, https:\/\/doi.org\/10.1007\/978-1-4419-8297-1 2 Springer Science+Business media","DOI":"10.1007\/978-1-4419-8297-1"},{"key":"5692_CR37","doi-asserted-by":"publisher","unstructured":"Tehranipoor M, Salmani H, Zhang X (2014) Counterfeit ICs: Path-delay Fingerprinting, https:\/\/doi.org\/10.1007\/978-3-319-00816-5_11 , Springer International Publishing, Switzerland","DOI":"10.1007\/978-3-319-00816-5_11"},{"key":"5692_CR38","doi-asserted-by":"crossref","unstructured":"Visweswariah C, Ravindran K, Kalafala K, Walker SG, Narayan S, Beece DK, Piaget J, Venkateswaran N, Hemmett JG (2006) First-order Incremental Block-Based Statistical Timing Analysis, IEEE Trans on Computer-Aided Design of ICs and Systems","DOI":"10.1109\/TCAD.2005.862751"},{"key":"5692_CR39","unstructured":"Wang Y, Cotofana S, Fang L (2011) A unified aging model of NBTI and HCI degradation towards lifetime reliability management for Nanoscale MOSFET circuits. In: Proceedings of IEEE\/ACM NANOARCH"},{"key":"5692_CR40","doi-asserted-by":"publisher","unstructured":"Wolpert D, Ampadu P (2012) Managing temperature effects in nanoscale adaptive systems, https:\/\/doi.org\/10.1007\/978-1-4614-0748-5_2 Springer Science+Business media","DOI":"10.1007\/978-1-4614-0748-5_2"},{"key":"5692_CR41","doi-asserted-by":"crossref","unstructured":"Zakaria MF, Kassim ZA, Ooi MP-L, Demidenko S (2006) Reducing burn-in time through high-voltage stress test and Weibull statistical analysis. In: Proceedings of IEEE Design and Test of Computers","DOI":"10.1109\/MDT.2006.50"},{"key":"5692_CR42","doi-asserted-by":"crossref","unstructured":"Zhang X, Xiao K, Tehranipoor M (2012) Path-delay fingerprinting for identification of recovered ICs. In: Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","DOI":"10.1109\/DFT.2012.6378192"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5692-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5692-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5692-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T19:27:21Z","timestamp":1570390041000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5692-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,28]]},"references-count":42,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["5692"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5692-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2017,11,28]]}}}