{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:21Z","timestamp":1740123621410,"version":"3.37.3"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61102036","61201015","61571161"],"award-info":[{"award-number":["61102036","61201015","61571161"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1007\/s10836-018-5707-z","type":"journal-article","created":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T01:09:21Z","timestamp":1517447361000},"page":"27-41","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["NBTI and Power Reduction Using a Workload-Aware Supply Voltage Assignment Approach"],"prefix":"10.1007","volume":"34","author":[{"given":"Yang","family":"Yu","sequence":"first","affiliation":[]},{"given":"Jie","family":"Liang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-722X","authenticated-orcid":false,"given":"Zhiming","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Xiyuan","family":"Peng","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,1]]},"reference":[{"key":"5707_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal M, Paul BC, Zhang M, Mitra S (2007) Circuit Failure Prediction and Its Application to Transistor Aging. Proc. 25th IEEE VLSI Test Symmposium, Berkeley, CA, USA, p 277\u2013286","DOI":"10.1109\/VTS.2007.22"},{"key":"5707_CR2","doi-asserted-by":"publisher","unstructured":"Agarwal M, Balakrishnan V, Bhuyan A, Kim K, Paul BC, Wang W, Yang B, Cao Y, Mitra S (2008) Optimized Circuit Failure Prediction for Aging: Practicality and Promise. Proc. IEEE International Test Conference, Santa Clara, CA, USA, p 1\u201310. \n                    https:\/\/doi.org\/10.1109\/TEST.2008.4700619","DOI":"10.1109\/TEST.2008.4700619"},{"key":"5707_CR3","doi-asserted-by":"publisher","unstructured":"Bhardwaj S, Wang W, Vattikonda R, Cao Y, Vrudhula S (2006) Predictive Modeling of the NBTI Effect for Reliable Design. Proc. IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, p 189\u2013192. \n                    https:\/\/doi.org\/10.1109\/CICC.2006.320885","DOI":"10.1109\/CICC.2006.320885"},{"key":"5707_CR4","doi-asserted-by":"publisher","unstructured":"Bian S, Shintani M, Wang Z, Hiromoto M, Chattopadhyay A, Sato T (2016) Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control. Proc. IEEE 25th Asian Test Symposium (ATS), Hiroshima, Japan, p 234\u2013239. \n                    https:\/\/doi.org\/10.1109\/ATS.2016.31","DOI":"10.1109\/ATS.2016.31"},{"issue":"10","key":"5707_CR5","doi-asserted-by":"publisher","first-page":"1410","DOI":"10.1109\/4.792617","volume":"34","author":"KA Bowman","year":"1999","unstructured":"Bowman KA, Austin BL, Eble JC, Xinghai T, Meindl JD (1999) A physical alpha-power law MOSFET model. IEEE J Solid State Circuits 34(10):1410\u20131414. \n                    https:\/\/doi.org\/10.1109\/4.792617","journal-title":"IEEE J Solid State Circuits"},{"key":"5707_CR6","doi-asserted-by":"publisher","unstructured":"Calimera A, Macii E, Poncino M (2009) NBTI-aware power gating for concurrent leakage and aging optimization. Proc. ACM\/IEEE international symposium on Low power electronics and design, San Fancisco, CA, USA, p 127\u2013132. \n                    https:\/\/doi.org\/10.1145\/1594233.1594264","DOI":"10.1145\/1594233.1594264"},{"issue":"11","key":"5707_CR7","doi-asserted-by":"publisher","first-page":"2143","DOI":"10.1109\/TVLSI.2011.2168433","volume":"20","author":"X Chen","year":"2012","unstructured":"Chen X, Wang Y, Cao Y, Ma Y, Yang H (2012) Variation-aware supply voltage assignment for simultaneous power and aging optimization. IEEE Trans Very Large Scale Integr VLSI Syst 20(11):2143\u20132147. \n                    https:\/\/doi.org\/10.1109\/TVLSI.2011.2168433","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5707_CR8","doi-asserted-by":"crossref","unstructured":"DeBole M, Ramakrishnan K, Balakrishnan V, Wang W, Luo H, Wang Y, Xie Y, Cao Y, Vijaykrishnan N (2009) A framework for estimating NBTI degradation of microarchitectural components. Proc. Asia and South Pacific Design Automation Conference, Yokohama, Japan, p 455\u2013460","DOI":"10.1109\/ASPDAC.2009.4796522"},{"key":"5707_CR9","doi-asserted-by":"publisher","unstructured":"Firouzi F, Kiamehr S, Tahoori MB (2011) A linear programming approach for minimum NBTI vector selection. Proc. 21st edition of the great lakes symposium on Great lakes symposium on VLSI, Lausanne, Switzerland, p 253\u2013258. \n                    https:\/\/doi.org\/10.1145\/1973009.1973060","DOI":"10.1145\/1973009.1973060"},{"issue":"1","key":"5707_CR10","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/TCAD.2012.2211103","volume":"32","author":"F Firouzi","year":"2013","unstructured":"Firouzi F, Kiamehr S, Tahoori MB (2013) Power-aware minimum NBTI vector selection using a linear programming approach. IEEE Trans Comput Aided Des Integr Circuits Syst 32(1):100\u2013110. \n                    https:\/\/doi.org\/10.1109\/TCAD.2012.2211103","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"11","key":"5707_CR11","doi-asserted-by":"publisher","first-page":"838","DOI":"10.1016\/j.mejo.2012.06.007","volume":"43","author":"S Jin","year":"2012","unstructured":"Jin S, Han Y (2012) M-IVC: applying multiple input vectors to co-optimize aging and leakage. Microelectron J 43(11):838\u2013847. \n                    https:\/\/doi.org\/10.1016\/j.mejo.2012.06.007","journal-title":"Microelectron J"},{"issue":"4","key":"5707_CR12","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1109\/TVLSI.2009.2036628","volume":"19","author":"SV Kumar","year":"2011","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2011) Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits. IEEE Trans Very Large Scale Integr VLSI Syst 19(4):603\u2013614. \n                    https:\/\/doi.org\/10.1109\/TVLSI.2009.2036628","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"5","key":"5707_CR13","doi-asserted-by":"publisher","first-page":"760","DOI":"10.1109\/TCAD.2010.2100531","volume":"30","author":"E Mintarno","year":"2011","unstructured":"Mintarno E, Skaf J, Zheng R, Velamala JB, Cao Y, Boyd S, Dutton RW, Mitra S (2011) Self-tuning for maximized lifetime energy-efficiency in the presence of circuit aging. IEEE Trans Comput Aided Des Integr Circuits Syst 30(5):760\u2013773. \n                    https:\/\/doi.org\/10.1109\/TCAD.2010.2100531","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5707_CR14","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1109\/TSM.2012.2192143","volume":"25","author":"H Mostafa","year":"2012","unstructured":"Mostafa H, Anis M, Elmasry M (2012) NBTI and process variations compensation circuits using adaptive body bias. IEEE Trans Semicond Manuf 25(3):460\u2013467. \n                    https:\/\/doi.org\/10.1109\/TSM.2012.2192143","journal-title":"IEEE Trans Semicond Manuf"},{"issue":"2","key":"5707_CR15","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (2003) Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc IEEE 91(2):305\u2013327. \n                    https:\/\/doi.org\/10.1109\/JPROC.2002.808156","journal-title":"Proc IEEE"},{"issue":"2\u20134","key":"5707_CR16","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1016\/j.microrel.2005.08.001","volume":"46","author":"JH Stathis","year":"2006","unstructured":"Stathis JH, Zafar S (2006) The negative bias temperature instability in MOS devices: a review. Microelectron Reliab 46(2\u20134):270\u2013286. \n                    https:\/\/doi.org\/10.1016\/j.microrel.2005.08.001","journal-title":"Microelectron Reliab"},{"issue":"9","key":"5707_CR17","doi-asserted-by":"publisher","first-page":"1199","DOI":"10.1016\/j.microrel.2010.07.017","volume":"50","author":"JH Stathis","year":"2010","unstructured":"Stathis JH, Wang M, Zhao K (2010) Reliability of advanced high-k\/metal-gate n-FET devices. Microelectron Reliab 50(9):1199\u20131202. \n                    https:\/\/doi.org\/10.1016\/j.microrel.2010.07.017","journal-title":"Microelectron Reliab"},{"issue":"3","key":"5707_CR18","doi-asserted-by":"publisher","first-page":"94","DOI":"10.3390\/a10030094","volume":"10","author":"P Sun","year":"2017","unstructured":"Sun P, Yang Z, Yu Y, Li J, Peng X (2017) NBTI and power reduction using an input vector control and supply voltage assignment method. Algorithms 10(3):94. \n                    https:\/\/doi.org\/10.3390\/a10030094","journal-title":"Algorithms"},{"key":"5707_CR19","doi-asserted-by":"publisher","unstructured":"Wang Y, Luo H, He K, Luo R, Yang H, Xie Y (2007) Temperature-aware NBTI modeling and the impact of input vector control on performance degradation. Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), Nice, France, p 1\u20136. \n                    https:\/\/doi.org\/10.1109\/DATE.2007.364650","DOI":"10.1109\/DATE.2007.364650"},{"issue":"4","key":"5707_CR20","doi-asserted-by":"publisher","first-page":"615","DOI":"10.1109\/TVLSI.2009.2037637","volume":"19","author":"Y Wang","year":"2011","unstructured":"Wang Y, Chen X, Wang W, Cao Y, Xie Y, Yang H (2011) Leakage power and circuit aging Cooptimization by gate replacement techniques. IEEE Trans Very Large Scale Integr VLSI Syst 19(4):615\u2013628. \n                    https:\/\/doi.org\/10.1109\/TVLSI.2009.2037637","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5707_CR21","doi-asserted-by":"publisher","unstructured":"Wiatr MA, Heller R, Hoentschel J, Geilenkeuser R, Wong SJ, Shah V, Mantei T, Majer M, Pruefer E, Scott C, Rodes T, Wieczorek K, Horstmann M, Greenlaw D (2009) Compensation of operation-related FMAX degradation by adaptive control of circuit operating voltage. Proc. IEEE International Reliability Physics Symposium, Montreal, QC, Canada, p 266\u2013272. \n                    https:\/\/doi.org\/10.1109\/IRPS.2009.5173261","DOI":"10.1109\/IRPS.2009.5173261"},{"issue":"8","key":"5707_CR22","doi-asserted-by":"publisher","first-page":"1539","DOI":"10.1109\/TCAD.2007.893556","volume":"26","author":"Q Xu","year":"2007","unstructured":"Xu Q, Nicolici N, Chakrabarty K (2007) Test wrapper design and optimization under power constraints for embedded cores with multiple clock domains. IEEE Trans Comput Aided Des Integr Circuits Syst 26(8):1539\u20131547. \n                    https:\/\/doi.org\/10.1109\/TCAD.2007.893556","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5707_CR23","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1016\/j.vlsi.2015.12.009","volume":"53","author":"Z Yang","year":"2016","unstructured":"Yang Z, Yu Y, Zhang C, Peng X (2016) NBTI-aware adaptive minimum leakage vector selection using a linear programming approach. Integr VLSI J 53:126\u2013137. \n                    https:\/\/doi.org\/10.1016\/j.vlsi.2015.12.009","journal-title":"Integr VLSI J"},{"issue":"5","key":"5707_CR24","doi-asserted-by":"publisher","first-page":"763","DOI":"10.1109\/TCAD.2013.2293476","volume":"33","author":"CH Yu","year":"2014","unstructured":"Yu CH, Lung CL, Ho YL, Hsu RS, Kwai DM, Chang SC (2014) Thermal-aware on-line scheduler for 3-D many-Core processor throughput optimization. IEEE Trans Comput Aided Des Integr Circuits Syst 33(5):763\u2013773. \n                    https:\/\/doi.org\/10.1109\/TCAD.2013.2293476","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"11","key":"5707_CR25","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TED.2006.884077","volume":"53","author":"W Zhao","year":"2006","unstructured":"Zhao W, Cao Y (2006) New generation of predictive technology model for Sub-45 nm early design exploration. IEEE Trans Electron Devices 53(11):2816\u20132823. \n                    https:\/\/doi.org\/10.1109\/TED.2006.884077","journal-title":"IEEE Trans Electron Devices"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-018-5707-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5707-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5707-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,31]],"date-time":"2019-01-31T21:56:45Z","timestamp":1548971805000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-018-5707-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,2]]}},"alternative-id":["5707"],"URL":"https:\/\/doi.org\/10.1007\/s10836-018-5707-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2018,2]]},"assertion":[{"value":"8 October 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 January 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 February 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}