{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T17:19:17Z","timestamp":1778174357195,"version":"3.51.4"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,3,15]],"date-time":"2018-03-15T00:00:00Z","timestamp":1521072000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1007\/s10836-018-5716-y","type":"journal-article","created":{"date-parts":[[2018,3,15]],"date-time":"2018-03-15T05:29:08Z","timestamp":1521091748000},"page":"163-181","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Application of Machine Learning Techniques in Post-Silicon Debugging and Bug Localization"],"prefix":"10.1007","volume":"34","author":[{"given":"Eman","family":"El Mandouh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amr G.","family":"Wassal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,15]]},"reference":[{"key":"5716_CR1","doi-asserted-by":"crossref","unstructured":"S. Mitra et al., Post-silicon validation opportunities, challenges and recent advances, In Design Automation Conference, DAC, 2010","DOI":"10.1145\/1837274.1837280"},{"key":"5716_CR2","doi-asserted-by":"crossref","unstructured":"M. Dehbashi, A. S\u00fclflow, and G. Fey, Automated design debugging in a testbench-based verification environment, In Euromicro Conference on Digital System Design (DSD), 2011","DOI":"10.1109\/DSD.2011.67"},{"key":"5716_CR3","doi-asserted-by":"crossref","unstructured":"E. Singh, C. Barrett, S. Mitra, E-QED: electrical bug localization during post-silicon validation enabled by quick error detection and formal methods, In Computer aided verification, CAV 2017, pp. 104\u2013125","DOI":"10.1007\/978-3-319-63390-9_6"},{"key":"5716_CR4","doi-asserted-by":"crossref","unstructured":"S. Park, A. Bracy, H. Wang, S. Mitra, BLoG: post-silicon bug localization in processors using bug localization graphs, In Design Automation Conference, DAC 2010","DOI":"10.1145\/1837274.1837367"},{"key":"5716_CR5","doi-asserted-by":"crossref","unstructured":"A. DeOrio, D. S. Khudia, V. Bertacco, Post-silicon bug diagnosis with inconsistent executions, In the proceedings of IC Computer Aid Design ICCAD, 2011","DOI":"10.1109\/ICCAD.2011.6105414"},{"key":"5716_CR6","unstructured":"C. Richard Ho, M. Theobald, B. Batson, J.P. Grossman, Post-silicon debug using formal verification waypoints, In the proceedings of the Design and Verification Conference, DVCon, 2009, PP1\u20137"},{"key":"5716_CR7","unstructured":"M. Dehbashi, G. Fey, Automated Post-Silicon Debugging of Design Bugs, http:\/\/www.informatik.uni-bremen.de\/agra\/doc\/konf\/11S4D_APSDDB.pdf"},{"key":"5716_CR8","doi-asserted-by":"crossref","unstructured":"A. DeOrio, Q. Li, M. Burgess, V. Bertacco, Machine learning based anomaly detection for Postsilicon bug diagnosis, In the Proceedings of Design Automation and Test in Europe, DATE, 2013","DOI":"10.7873\/DATE.2013.112"},{"key":"5716_CR9","doi-asserted-by":"crossref","unstructured":"X. Liu and Q. Xu, Trace signal selection for visibility enhancement in post-silicon validation, In the Proceedings of Design Automation and Test in Europe, DATE, 2009, pp. 1338\u20131343","DOI":"10.1109\/DATE.2009.5090872"},{"issue":"2","key":"5716_CR10","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","volume":"28","author":"HF Ko","year":"2009","unstructured":"Ko HF, Nicolici N (2009) Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug. IEEE Transactions Computer Aided Design Integration Circuits System 28(2):285\u2013297","journal-title":"IEEE Transactions Computer Aided Design Integration Circuits System"},{"issue":"4","key":"5716_CR11","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1109\/TVLSI.2012.2192457","volume":"21","author":"K Basu","year":"2013","unstructured":"Basu K, Mishra P (2013) RATS: restoration-aware trace signal selection for post-silicon validation. IEEE Transaction Very Large Scale Integration (VLSI) System 21(4):605\u2013613","journal-title":"IEEE Transaction Very Large Scale Integration (VLSI) System"},{"key":"5716_CR12","doi-asserted-by":"crossref","unstructured":"D. Chatterjee, C. McCarter, and V. Bertacco, Simulation-based signal selection for state restoration in silicon debug, In the Proceedings of IEEE\/ACM International Conference Computer-Aided Design (ICCAD), 2011, pp. 595\u2013601","DOI":"10.1109\/ICCAD.2011.6105391"},{"key":"5716_CR13","doi-asserted-by":"crossref","unstructured":"K. Rahmani, P. Mishra, and S. Ray, Efficient trace signal selection using augmentation and ILP techniques\", International Symposium on Quality Electronic Design (ISQED), 2014, pp. 148\u2013155","DOI":"10.1109\/ISQED.2014.6783318"},{"key":"5716_CR14","doi-asserted-by":"crossref","unstructured":"S. Prabhakar and M. Hsiao (2009) Using non-trivial logic implications for trace buffer-based silicon debug. In: Asian Test Symposium, ATS. pp. 131\u2013136","DOI":"10.1109\/ATS.2009.20"},{"issue":"7","key":"5716_CR15","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TCAD.2014.2307533","volume":"33","author":"M Li","year":"2014","unstructured":"Li M, Davoodi A (2014) A hybrid approach for fast and accurate trace signal selection for post-silicon debug. IEEE Transactions Computer-Aided Design of Integrated Circuits and Systems 33(7):1081\u20131094","journal-title":"IEEE Transactions Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5716_CR16","doi-asserted-by":"crossref","unstructured":"H. F. Ko and N. Nicolici, Combining scan and trace buffers for enhancing real-time observability in post-silicon debugging, In the Proceedings of 15th IEEE Europe Test Symposium (ETS), 2010, pp. 62\u201367","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"5716_CR17","doi-asserted-by":"crossref","unstructured":"K. Rahmani and P. Mishra, Efficient signal selection using finegrained combination of scan and trace buffers, In Proceedings of 26th international conference VLSI design, 2013,pp. 308\u2013313","DOI":"10.1109\/VLSID.2013.206"},{"key":"5716_CR18","doi-asserted-by":"crossref","unstructured":"H. F. Ko and N. Nicolici, Automated trace signals selection using the RTL descriptions, In Proceedings international test conference, 2011, pp. 1\u201310","DOI":"10.1109\/TEST.2010.5699214"},{"key":"5716_CR19","unstructured":"E. Fox, C. Guestrin, Machine Learning: Clustering and Retrieval, https:\/\/www.coursera.org\/learn\/ml-clustering-and-retrieval\/home , 2016"},{"key":"5716_CR20","unstructured":"Questa Formal Property Check, https:\/\/www.mentor.com\/products\/fv\/questa-property-checking"},{"key":"5716_CR21","unstructured":"Networkx,\u201cA software for complex network\u201d, https:\/\/networkx.github.io\/"},{"key":"5716_CR22","unstructured":"Certus Silicon Debug, https:\/\/www.mentor.com\/products\/fv\/certus-silicon-debug"},{"key":"5716_CR23","unstructured":"J. Dean and S. Ghemawat \u201cMapReduce: Simplified Data Processing on Large Clusters\u201d,OSDI'04: ,In the proceedings of Sixth Symposium on Operating System Design and Implementation(OSDI'04), 2004"},{"key":"5716_CR24","unstructured":"T. White, \u201cHadoop: The Definitive Guide\u201d, 2015, 4th Edition, ISBN: 978-1-491-90163-2"},{"key":"5716_CR25","unstructured":"A guide to using LZO compression in Hadoop, 2012, https:\/\/nnc3.com\/mags\/LJ_1994-2014\/LJ\/220\/11186.html"},{"key":"5716_CR26","unstructured":"D. Pelleg, A. Moore \u201cX-means: extending K-means with efficient estimation of the number of clusters\u201d, In Proceedings of the international conference on machine learning, ICML, 2000"},{"key":"5716_CR27","unstructured":"M. Narasimha, V. Susheela \u201cPattern Recognition, An Algorithmic Based Approach\u201d, 2011,Springer 978\u20130\u201385729-495-1, pp 48\u201385"},{"key":"5716_CR28","doi-asserted-by":"crossref","unstructured":"Manning CD, Raghav P, Schultz H (2008) Introduction to information retrieval. Cambridge University Press, ISBN 0521865719","DOI":"10.1017\/CBO9780511809071"},{"key":"5716_CR29","unstructured":"D. Arthur, S. Vassilvitskii, \"k-means++: the advantages of careful seeding\u201d, In the Proceedings of the 18th ACM-SIAM symposium on Discrete algorithms, 2007,PP. 1027\u20131035"},{"key":"5716_CR30","unstructured":"Opencres benchmarks \u201c http:\/\/opencores.org \u201d"},{"key":"5716_CR31","doi-asserted-by":"crossref","unstructured":"Y. Serrestou, V. Beroulle and C. Robach,\u201cFunctional Verification of RTL Designs Driven by Mutation Testing Metrics\u201d, In Proceedings of Digital System Design Architectures, Methods and Tools(DSD), 2007, PP 222\u2013227","DOI":"10.1109\/DSD.2007.4341472"},{"key":"5716_CR32","unstructured":"Mutation operators listing http:\/\/pitest.org\/quickstart\/mutators"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-018-5716-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5716-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5716-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T20:14:51Z","timestamp":1751487291000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-018-5716-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,15]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,4]]}},"alternative-id":["5716"],"URL":"https:\/\/doi.org\/10.1007\/s10836-018-5716-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,15]]},"assertion":[{"value":"30 December 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 March 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 March 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}