{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:20:35Z","timestamp":1761920435044,"version":"3.41.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2018,5,3]],"date-time":"2018-05-03T00:00:00Z","timestamp":1525305600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1007\/s10836-018-5730-0","type":"journal-article","created":{"date-parts":[[2018,5,3]],"date-time":"2018-05-03T09:01:11Z","timestamp":1525338071000},"page":"321-335","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Classification Approach for an Accurate Analog\/RF BIST Evaluation Based on the Process Parameters"],"prefix":"10.1007","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0043-7742","authenticated-orcid":false,"given":"Ahc\u00e8ne","family":"Bounceur","sequence":"first","affiliation":[]},{"given":"Samia","family":"Djemai","sequence":"additional","affiliation":[]},{"given":"Belkacem","family":"Brahmi","sequence":"additional","affiliation":[]},{"given":"Mohand Ouamer","family":"Bibi","sequence":"additional","affiliation":[]},{"given":"Reinhardt","family":"Euler","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,5,3]]},"reference":[{"key":"5730_CR1","doi-asserted-by":"crossref","unstructured":"Akbay SS, Torres JL, Rumer JM, Chatterjee A, Amtsfield J (2006) Alternate test of RF front ends with IP constraints Frequency domain test generation and validation. In: IEEE international test conference (ITC\u201906), pp 1\u201310","DOI":"10.1109\/TEST.2006.297706"},{"key":"5730_CR2","doi-asserted-by":"crossref","unstructured":"Akkouche N, Mir S, Simeu E, Slamani M (2012) Analog\/RF test ordering in the early stages of production testing. In: IEEE 30th VLSI test symposium (VTS), pp 25\u201330","DOI":"10.1109\/VTS.2012.6231075"},{"issue":"3","key":"5730_CR3","doi-asserted-by":"publisher","first-page":"544","DOI":"10.1109\/TIM.2002.1017726","volume":"51","author":"F Aminian","year":"2002","unstructured":"Aminian F, Aminian M, Collins HW Jr (2002) Analog fault diagnosis of actual circuits using neural networks. IEEE Trans Instrum Meas 51(3):544\u2013550","journal-title":"IEEE Trans Instrum Meas"},{"issue":"4","key":"5730_CR4","doi-asserted-by":"publisher","first-page":"798","DOI":"10.1109\/19.779176","volume":"48","author":"K Arabi","year":"1999","unstructured":"Arabi K, Kaminska B (1999) Oscillation-test methodology for low-cost testing of active analog filters. IEEE Trans Instrum Meas 48(4):798\u2013806","journal-title":"IEEE Trans Instrum Meas"},{"key":"5730_CR5","unstructured":"Beznia K (2013) M\u00e9thodes statistiques pour l\u2019\u00e9valuation des techniques de test de circuits analogiques sous variations param\u00e9triques multiples Thesis report"},{"issue":"2","key":"5730_CR6","doi-asserted-by":"publisher","first-page":"31:1","DOI":"10.1145\/2699837","volume":"20","author":"K Beznia","year":"2015","unstructured":"Beznia K, Bounceur A, Euler R, Mir S (2015) A tool for analog\/RF BIST evaluation using statistical models of circuit parameters. ACM Trans Des Autom Electron Syst 20(2):31:1-31:22","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"5730_CR7","doi-asserted-by":"crossref","unstructured":"Beznia K, Bounceur A, Mir S, Euler R (2012) Accurate estimation of analog test metrics with extreme circuits. In: IEEE international conference on electronics, circuits and systems (ICECS\u201912)","DOI":"10.1109\/ICECS.2012.6463748"},{"key":"5730_CR8","doi-asserted-by":"crossref","unstructured":"Beznia K, Bounceur A, Mir S, Euler R (2013) Statistical modelling of analog circuits for test metrics computation. In: 8th international conference on design & technology of integrated systems in Nanoscale Era (DTIS) 25\u201329","DOI":"10.1109\/DTIS.2013.6527772"},{"issue":"6","key":"5730_CR9","doi-asserted-by":"publisher","first-page":"452","DOI":"10.1109\/MDT.2006.154","volume":"23","author":"S Biswas","year":"2006","unstructured":"Biswas S, Blanton RD (2006) Statistical test compaction using binary decision trees. IEEE Des Test Comput 23(6):452\u2013462","journal-title":"IEEE Des Test Comput"},{"key":"5730_CR10","doi-asserted-by":"crossref","unstructured":"Biswas S, Li P, Blanton RD, Pileggi LT (2005) Specification test compaction for analog circuits and MEMS The conference on Design, Automation and Test in Europe-Volume 1, 164\u2013 169","DOI":"10.1109\/DATE.2005.277"},{"key":"5730_CR11","doi-asserted-by":"crossref","unstructured":"Bounceur A, Brahmi B, Beznia K, Euler R (2014) Accurate analog\/RF BIST evaluation based on SVM classification of the process parameters. In: The 9th IEEE international design and test symposium (IDT), pp 55\u201360","DOI":"10.1109\/IDT.2014.7038587"},{"issue":"6","key":"5730_CR12","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1007\/s10836-007-5006-6","volume":"23","author":"A Bounceur","year":"2007","unstructured":"Bounceur A, Mir S, Simeu E, Rol\u00edndez L (2007) Estimation of test metrics for the optimization of analog circuit testing. J Electron Test Theory Appl 23(6):471\u2013484","journal-title":"J Electron Test Theory Appl"},{"issue":"09","key":"5730_CR13","doi-asserted-by":"publisher","first-page":"1400","DOI":"10.1109\/TCAD.2011.2149522","volume":"30","author":"A Bounceur","year":"2011","unstructured":"Bounceur A, Mir S, Stratigopoulos H-G (2011) Estimation of analog parametric test metrics using copulas. IEEE Trans Comput Aided Des Integr Circuits Syst 30(09):1400\u20131410","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5730_CR14","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1080\/02331930902878341","volume":"59","author":"B Brahmi","year":"2010","unstructured":"Brahmi B, Bibi MO (2010) Dual support method for solving convex quadratic programs. Optimization 59:851\u2013872","journal-title":"Optimization"},{"issue":"3","key":"5730_CR15","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1109\/66.29679","volume":"2","author":"JB Brockman","year":"1989","unstructured":"Brockman JB, Director SW (1989) Predictive subset testing: Optimizing IC parametric performance testing for quality, cost, and yield. IEEE Trans Semicond Manuf 2(3):104\u2013113","journal-title":"IEEE Trans Semicond Manuf"},{"key":"5730_CR16","doi-asserted-by":"crossref","unstructured":"Cai S, Yuan H, Lv J, Cui Y (2013) Application of IWO-SVM approach in fault diagnosis of analog circuits. In: 25th Chinese control and decision conference (CCDC), pp 4786\u20134791","DOI":"10.1109\/CCDC.2013.6561800"},{"issue":"1","key":"5730_CR17","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/43.559332","volume":"16","author":"C-Y Chao","year":"1997","unstructured":"Chao C-Y, Lin H-J, Miler L (1997) Optimal testing of VLSI analog circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 16(1):58\u201377","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5730_CR18","unstructured":"Djemai S, Brahmi B, Bibi MO (2014) M\u00e9thode primale-duale pour l\u2019apprentissage des SVM. In: COSI\u20192014, pp 189\u2013197"},{"key":"5730_CR19","doi-asserted-by":"crossref","unstructured":"Djemai S, Brahmi B, Bibi MO (2016) A primal-dual method for training SVM, 211, 34\u201340","DOI":"10.1016\/j.neucom.2016.01.103"},{"key":"5730_CR20","unstructured":"Dubois M, Stratigopoulos H-G, Mir S (2009) Hierarchical parametric test metrics estimation: A \u03a3 \u0394 ${\\Sigma } {\\Delta }$ converter BIST case study. In: IEEE international conference on computer design (ICCD), pp 78\u201383"},{"key":"5730_CR21","unstructured":"Gabasov R, Kirillova FM, Raketsky VM, Kostyukova OI (1987) Constructive methods of optimization. Volume 4 : Convex Problems, Minsk University Press"},{"key":"5730_CR22","unstructured":"G\u00f3mez-Pau A, Balado L, Figueras J (2013) MS test based on specification validation using octrees in the measure space. In: 18th IEEE European test symposium (ETS), pp 1\u20136"},{"key":"5730_CR23","unstructured":"Grzechca D, Golonek T, Rutkowski J (2006) Analog fault AC dictionary creation-the fuzzy set approach. In: IEEE international symposium on circuits and systems (ISCAS"},{"key":"5730_CR24","unstructured":"Gu X-F, Liu L, Li J-P, Huang Y-Y, Lin J (2008) Data classification based on artificial neural networks. In: International conference on apperceiving computing and intelligence analysis, pp 223\u2013226"},{"key":"5730_CR25","unstructured":"Hagan MT, Demuth HB, Beale MH et al. (1996) Neural network design. Pws Pub. Boston"},{"key":"5730_CR26","unstructured":"Hsu C-W, Chang C-C, Lin C-J et al. (2003) A practical guide to support vector classification"},{"issue":"6","key":"5730_CR27","doi-asserted-by":"publisher","first-page":"1018","DOI":"10.1016\/j.measurement.2011.02.017","volume":"44","author":"J Huang","year":"2011","unstructured":"Huang J, Hu X, Yang F (2011) Support vector machine with genetic algorithm for machinery fault diagnosis of high voltage circuit breaker. Measurement 44(6):1018\u20131027","journal-title":"Measurement"},{"issue":"6","key":"5730_CR28","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MDT.2002.1047745","volume":"19","author":"G Huertas","year":"2002","unstructured":"Huertas G, V\u00e1zquez D, Peral\u00edas EJ, Rueda A, Huertas JL (2002) Practical oscillation-based test of integrated filters. IEEE Des Test Comput 19(6):64\u201372","journal-title":"IEEE Des Test Comput"},{"issue":"2","key":"5730_CR29","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1002\/cta.4490130205","volume":"13","author":"PM Lin","year":"1985","unstructured":"Lin PM, Elcherif YS (1985) Analog circuits fault dictionary: New approaches and implementation. Int J Circuit Theory Appl 13(2):149\u2013172","journal-title":"Int J Circuit Theory Appl"},{"issue":"3","key":"5730_CR30","doi-asserted-by":"publisher","first-page":"291","DOI":"10.1007\/s10836-011-5275-y","volume":"28","author":"B Long","year":"2012","unstructured":"Long B, Tian S, Wang H (2012) Diagnostics of filtered analog circuits with tolerance based on LS-SVM using frequency features. J Electron Test 28(3):291\u2013300","journal-title":"J Electron Test"},{"issue":"6","key":"5730_CR31","doi-asserted-by":"publisher","first-page":"796","DOI":"10.1109\/43.285252","volume":"13","author":"L Milor","year":"1994","unstructured":"Milor L, Sangiovanni-Vincentelli AL (1994) Minimizing production test time to detect faults in analog circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 13(6):796\u2013813","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5730_CR32","doi-asserted-by":"crossref","unstructured":"Pulka A (2007) A heuristic fault dictionary reduction methodology. In: 14th IEEE international conference on electronics circuits and systems","DOI":"10.1109\/ICECS.2007.4511190"},{"issue":"31","key":"5730_CR33","first-page":"1525","volume":"6","author":"S Radjef","year":"2012","unstructured":"Radjef S, Bibi MO (2012) An effective generalization of the direct support method in quadratic convex programming. Appl Math Sci 6(31):1525\u20131540","journal-title":"Appl Math Sci"},{"issue":"8","key":"5730_CR34","doi-asserted-by":"publisher","first-page":"1176","DOI":"10.1109\/TCAD.2009.2020721","volume":"28","author":"A Singhee","year":"2009","unstructured":"Singhee A, Rutenbar RA (2009) Statistical Blockade: Very fast statistical simulation and modeling of rare circuit events and its application to memory design. IEEE Trans Comput Aided Des Integr Circuits Syst 28(8):1176\u20131189","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5730_CR35","doi-asserted-by":"publisher","first-page":"754","DOI":"10.1109\/TIM.2004.827085","volume":"53","author":"J Starzyk","year":"2004","unstructured":"Starzyk J, Liu D, Liu Z-H, Nelson DE, Rutkowski JO et al. (2004) Entropy-based optimum test points selection for analog fault dictionary techniques. IEEE Trans Instrum Meas 53(3):754\u2013 761","journal-title":"IEEE Trans Instrum Meas"},{"issue":"07","key":"5730_CR36","doi-asserted-by":"publisher","first-page":"1116","DOI":"10.1109\/TCAD.2012.2185931","volume":"31","author":"H Stratigopoulos","year":"2012","unstructured":"Stratigopoulos H (2012) Test metrics model for analog test development. IEEE Trans Comput Aided Des Integr Circuits Syst 31(07):1116\u20131128","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5730_CR37","doi-asserted-by":"crossref","unstructured":"Stratigopoulos H, Mir S (2010) Analog test metrics estimates with PPM accuracy. In: IEEE\/ACM international conference on computer-aided design (ICCAD), pp 241\u2013247","DOI":"10.1109\/ICCAD.2010.5654165"},{"issue":"4","key":"5730_CR38","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1109\/TCAD.2009.2016136","volume":"28","author":"H-G Stratigopoulos","year":"2009","unstructured":"Stratigopoulos H-G, Mir S, Bounceur A (2009) Evaluation of analog\/RF test measurements at the design stage. IEEE Trans Comput Aided Des Integr Circuits Syst 28(4):582\u2013590","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"6","key":"5730_CR39","doi-asserted-by":"publisher","first-page":"998","DOI":"10.1109\/TVLSI.2009.2017196","volume":"18","author":"HG Stratigopoulos","year":"2010","unstructured":"Stratigopoulos HG, Drineas P, Slamani M, Makris Y (2010) RF specification test compaction using learning machines. IEEE Trans Very Large Scale Integr VLSI Syst 18(6):998\u2013 1002","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5730_CR40","unstructured":"Sunter S (2006) Mixed-signal testing and DFT, advances in electronic testing. In: D. Gizopoulos (Ed). Springer. p 301\u2013336"},{"key":"5730_CR41","volume-title":"The Nature of Statistical Learning Theory","author":"NV Vladimir","year":"1995","unstructured":"Vladimir NV (1995) The Nature of Statistical Learning Theory. Springer New York, Inc., New York"},{"key":"5730_CR42","first-page":"629","volume-title":"Experimental validation of LS-SVM based fault identification in analog circuits using frequency features Engineering Asset Management","author":"ASS Vasan","year":"2014","unstructured":"Vasan ASS, Long B, Pecht M (2014) Experimental validation of LS-SVM based fault identification in analog circuits using frequency features Engineering Asset Management. Springer, New York, pp 629\u2013641"},{"issue":"5","key":"5730_CR43","doi-asserted-by":"publisher","first-page":"1018","DOI":"10.1109\/TCSI.2007.895531","volume":"54","author":"R Voorakaranam","year":"2007","unstructured":"Voorakaranam R, Akbay SS, Bhattacharya S, Cherubal S, Chatterjee A (2007) Signature testing of analog and RF circuits Algorithms and methodology. IEEE Trans Circuits Syst Regul Pap 54(5):1018\u20131031","journal-title":"IEEE Trans Circuits Syst Regul Pap"},{"issue":"3","key":"5730_CR44","doi-asserted-by":"publisher","first-page":"586","DOI":"10.1109\/TIM.2009.2025068","volume":"59","author":"L Yuan","year":"2010","unstructured":"Yuan L, He Y, Huang J, Sun Y (2010) A new neural-network-based fault diagnosis approach for analog circuits by using kurtosis and entropy as a preprocessor. IEEE Trans Instrum Meas 59(3):586\u2013595","journal-title":"IEEE Trans Instrum Meas"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-018-5730-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5730-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5730-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T02:43:10Z","timestamp":1751596990000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-018-5730-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,3]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,6]]}},"alternative-id":["5730"],"URL":"https:\/\/doi.org\/10.1007\/s10836-018-5730-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2018,5,3]]},"assertion":[{"value":"16 November 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 April 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 May 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}