{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T15:15:40Z","timestamp":1780413340687,"version":"3.54.1"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,10,29]],"date-time":"2018-10-29T00:00:00Z","timestamp":1540771200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61001049"],"award-info":[{"award-number":["61001049"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005089","name":"Beijing Municipal Natural Science Foundation","doi-asserted-by":"publisher","award":["4172010"],"award-info":[{"award-number":["4172010"]}],"id":[{"id":"10.13039\/501100005089","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Fund from Beijing Innovation Center for Future Chips","award":["KYJJ2018009"],"award-info":[{"award-number":["KYJJ2018009"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1007\/s10836-018-5756-3","type":"journal-article","created":{"date-parts":[[2018,10,28]],"date-time":"2018-10-28T23:47:22Z","timestamp":1540770442000},"page":"685-695","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["LFSR Reseeding-Oriented Low-Power Test-Compression Architecture for Scan Designs"],"prefix":"10.1007","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1602-8078","authenticated-orcid":false,"given":"Haiying","family":"Yuan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Changshi","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xun","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kai","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiuyu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2018,10,29]]},"reference":[{"key":"5756_CR1","unstructured":"Artisan Components (2001) TSMC 0.18\u03bcm Process 1.8-volt SAGE-X standard cell library databook. DB-SX-TSM003\u20133.1\/18"},{"issue":"11","key":"5756_CR2","doi-asserted-by":"publisher","first-page":"1742","DOI":"10.1109\/TCAD.2009.2030445","volume":"28","author":"D Czysz","year":"2009","unstructured":"Czysz D, Kassab M, Lin X, Mrugalski G, Rajski J, Tyszer J (2009) Low-power scan operation in test compression environment. IEEE Tran CAD 28(11):1742\u20131753","journal-title":"IEEE Tran CAD"},{"issue":"3","key":"5756_CR3","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1049\/iet-cdt:20070028","volume":"2","author":"AH EI Maleh","year":"2008","unstructured":"EI Maleh AH (2008) Test data compression for systern-on-chip using extended frequency-directed run-length code. IET Comput Dig Tech 2(3):155\u2013163","journal-title":"IET Comput Dig Tech"},{"issue":"6","key":"5756_CR4","doi-asserted-by":"publisher","first-page":"1063","DOI":"10.1109\/TVLSI.2014.2332465","volume":"23","author":"M Filipek","year":"2015","unstructured":"Filipek M et al (2015) Low-power programmable PRPG with test compression capabilities. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(6):1063\u20131076","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"2","key":"5756_CR5","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1109\/12.364534","volume":"44","author":"S Hellebrand","year":"1995","unstructured":"Hellebrand S, Rajski J, Tarnick S (1995) Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans Comput 44(2):223","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"5756_CR6","doi-asserted-by":"publisher","first-page":"687","DOI":"10.1109\/TVLSI.2003.812287","volume":"11","author":"HS Kim","year":"2003","unstructured":"Kim HS, Kim YJ, Kang S (2003) Test-decompression mechanism using a variable-length multiple-polynomial LFSR. IEEE Trans Very Large Scale Integration Syst 11(4):687","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"5756_CR7","first-page":"237","volume-title":"LFSR-coded test pattern for scan designs","author":"B Koenemann","year":"1991","unstructured":"Koenemann B (1991) LFSR-coded test pattern for scan designs. Proc. Eur. Test Conf, Munich, pp 237\u2013242"},{"key":"5756_CR8","doi-asserted-by":"crossref","unstructured":"Krishna CV, Jas A, Touba NA (2002) Reducing Test Data Volume Using LFSR Reseeding with Seed Compression. Proc. Int\u2019l Test Conf. (ITC 02), IEEE CS Press, 321\u2013330","DOI":"10.1109\/TEST.2002.1041775"},{"issue":"2","key":"5756_CR9","doi-asserted-by":"publisher","first-page":"396","DOI":"10.1109\/TCAD.2006.882509","volume":"26","author":"J Lee","year":"2007","unstructured":"Lee J, Touba NA (2007) LFSR-reseeding scheme achieving low-power dissipation during test. IEEE Trans Comput Aided Design Integr Circuits Syst 26(2):396","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"issue":"3","key":"5756_CR10","first-page":"1523","volume":"3","author":"RV PrasadaRao","year":"2013","unstructured":"PrasadaRao RV, Varaprasad NA, Babu GS, Mohan CM (2013) Power optimization of linear feedback shift register (LFSR) for low power BIST implemented in HDL. Int J Modern Eng Res (IJMER) 3(3):1523\u20131528","journal-title":"Int J Modern Eng Res (IJMER)"},{"key":"5756_CR11","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2008","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2008) Embedded deterministic test. IEEE Trans CAD 23:776\u2013792","journal-title":"IEEE Trans CAD"},{"key":"5756_CR12","unstructured":"Rajski J, Moghaddam EK, Reddy SM (2011) Low Power Compression Utilizing Clock-Gating. in Proc. Intl. Test Conf., Paper 7.1"},{"issue":"4","key":"5756_CR13","doi-asserted-by":"publisher","first-page":"209","DOI":"10.1049\/ip-cdt:20030666","volume":"150","author":"PM Rosinger","year":"2003","unstructured":"Rosinger PM, Al-Hashimi BM, Nicolici N (2003) Dual multiple-polynomial LFSR for low-power mixed-mode BIST. IEE Proc Comput Digital Tech 150(4):209\u2013217","journal-title":"IEE Proc Comput Digital Tech"},{"issue":"9","key":"5756_CR14","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.3844\/ajassp.2012.1396.1406","volume":"9","author":"PA Sakthivel","year":"2012","unstructured":"Sakthivel PA, Kumar N, Mayilsamy T (2012) Low transition test pattern generator architecture for built in self-test. Am J Appl Sci 9(9):1396\u20131406","journal-title":"Am J Appl Sci"},{"key":"5756_CR15","unstructured":"Saxena J, Butler KM, Jayaram VB (2003) A case study of irdrop in structured at-speed testing. Proc IEEE Int Test Conf:1098"},{"issue":"11","key":"5756_CR16","doi-asserted-by":"crossref","first-page":"2672","DOI":"10.1587\/transinf.2015EDP7289","volume":"99","author":"CHEN Tian","year":"2016","unstructured":"Tian CHEN, Dandan SHEN, Xin YI, Huaguo LIANG, Xiaoqing WEN, Wei WANG (2016) Reseeding-oriented test power reduction for linear-decompression-based test compression architectures. IEICE Trans Inf Syst 99(11):2672\u20132681","journal-title":"IEICE Trans Inf Syst"},{"issue":"4","key":"5756_CR17","doi-asserted-by":"publisher","first-page":"19","DOI":"10.5815\/ijieeb.2012.04.03","volume":"4","author":"R. Varatharajan","year":"2012","unstructured":"Varatharajan R, Lekha R. (2012). A Low Power BIST TPG for High Fault Coverage.Information Engineering and Electronic Business, pp. 19\u201324","journal-title":"International Journal of Information Engineering and Electronic Business"},{"key":"5756_CR18","unstructured":"Wang S, Sato Y, Miyase K, Kajihara S (2012) Low power BIST for scan-shift and capture power. Proc IEEE Asian Test Symp:173\u2013178"},{"key":"5756_CR19","doi-asserted-by":"crossref","unstructured":"W\u00fcrtenberger A, Tautermann CS, Hellebrand S (2003) .A hybrid coding strategy for optimized test data compression.Proceeding of International Test Conference (ITC) 451\u2013459","DOI":"10.1109\/TEST.2003.1270870"},{"issue":"6","key":"5756_CR20","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TCAD.2008.923260","volume":"27","author":"D Xiang","year":"2008","unstructured":"Xiang D, Zhao Y, Chakrabarty K, Fujiwara H (2008) A reconfigurable scan architecture with weighted scan-enable signals for deterministic BIST. IEEE Trans CAD 27(6):999\u20131012","journal-title":"IEEE Trans CAD"},{"issue":"1","key":"5756_CR21","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1007\/s10836-016-5562-8","volume":"32","author":"H Yuan","year":"2016","unstructured":"Yuan H, Guo K, Sun J, Zijian (2016) A power efficient test data compression method for SoC using alternating statistical run-length coding. J Electron Testing-theory Appl 32(1):59\u201368","journal-title":"J Electron Testing-theory Appl"},{"issue":"12","key":"5756_CR22","doi-asserted-by":"publisher","first-page":"1977","DOI":"10.1109\/TCAD.2015.2440323","volume":"34","author":"C Zhang","year":"2015","unstructured":"Zhang C, Yu W, Wang Q, Shi Y (2015) Fast random walk based capacitance extraction for the 3-D IC structures with cylindrical intertier-via. IEEE Trans Comput-Aided Des Integr Circuits Syst 34(12):1977\u20131990","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5756_CR23","unstructured":"Zhou B, Ye YZ, Wu XC et al. (2009) Reduction of test power and data volume in BIST scheme based on scan slice overlapping. IEEE Int Symp Circ Syst 2737"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-018-5756-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5756-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5756-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,28]],"date-time":"2019-10-28T20:32:09Z","timestamp":1572294729000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-018-5756-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,29]]},"references-count":23,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["5756"],"URL":"https:\/\/doi.org\/10.1007\/s10836-018-5756-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10,29]]},"assertion":[{"value":"3 July 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 October 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 October 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}