{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:22Z","timestamp":1740123622558,"version":"3.37.3"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,11,14]],"date-time":"2018-11-14T00:00:00Z","timestamp":1542153600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"National Research Foundation of Korea funded by the Ministry of Science and ICT","award":["NRF-2016R1A2B4010382"],"award-info":[{"award-number":["NRF-2016R1A2B4010382"]}]},{"name":"Korea Institute of Energy Technology Evaluation and Planning (KETEP) and the Ministry of Trade, Industry and Energy (MOTIE) of the Republic of Korea","award":["No. 20164010201020"],"award-info":[{"award-number":["No. 20164010201020"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1007\/s10836-018-5764-3","type":"journal-article","created":{"date-parts":[[2018,11,14]],"date-time":"2018-11-14T06:34:16Z","timestamp":1542177256000},"page":"651-665","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Generation Methodology for Good-Enough Approximate Modules of ATMR"],"prefix":"10.1007","volume":"34","author":[{"given":"Abdus Sami","family":"Hassan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5529-5860","authenticated-orcid":false,"given":"Tooba","family":"Arifeen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Moradian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-A","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,11,14]]},"reference":[{"key":"5764_CR1","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1007\/s10836-018-5734-9","volume":"34","author":"L Anghel","year":"2018","unstructured":"Anghel L, Benabdenbi M, Bosio A, Traiola M, Vatajelu EI (2018) Test and reliability in approximate computing. J Electron Test 34:375\u2013387","journal-title":"J Electron Test"},{"key":"5764_CR2","doi-asserted-by":"crossref","unstructured":"Arifeen T, Hassan AS, Moradian H, Lee JA (2016) Probing approximate TMR in error resilient applications for better design tradeoffs. In: Proc Euromicro Conference on Digital System Design (DSD), pp. 637\u2013640","DOI":"10.1109\/DSD.2016.57"},{"key":"5764_CR3","doi-asserted-by":"crossref","unstructured":"Augustin M, Gossel M, Kraemer R (2010) Reducing the area overhead of TMR-systems by protecting specific signals. In: Proc. IEEE 16th international on-line testing symposium, pp. 268\u2013273","DOI":"10.1109\/IOLTS.2010.5560191"},{"key":"5764_CR4","doi-asserted-by":"crossref","unstructured":"Augustin M, G\u00f6ssel M, Kraemer R (2011) Implementation of selective fault tolerance with conventional synthesis tools. In: Proc. IEEE 14th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp. 213\u2013218","DOI":"10.1109\/DDECS.2011.5783082"},{"key":"5764_CR5","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","volume-title":"Computer Aided Verification","author":"Robert Brayton","year":"2010","unstructured":"Brayton R, Mishchenko A (2010) ABC: an academic industrial-strength verification tool. In: Proc International Conference on Computer Aided Verification, pp. 24\u201340"},{"key":"5764_CR6","doi-asserted-by":"crossref","unstructured":"Brayton RK, Hachtel GD, McMullen C, Sangiovanni-Vincentelli A (1984) Logic minimization algorithms for VLSI synthesis, vol 2. Springer Science & Business Media","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"5764_CR7","doi-asserted-by":"publisher","first-page":"1227","DOI":"10.1109\/TC.2017.2653780","volume":"66","author":"K Chen","year":"2017","unstructured":"Chen K, Han J, Lombardi F (2017) Two approximate voting schemes for reliable computing. IEEE Trans Comput 66:1227\u20131239","journal-title":"IEEE Trans Comput"},{"key":"5764_CR8","unstructured":"Choudhury MR, Mohanram K (2008) Approximate logic circuits for low overhead, non-intrusive concurrent error detection. In: Proc on Design, automation and test in Europe, pp. 903\u2013908"},{"key":"5764_CR9","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/TCAD.2013.2250581","volume":"32","author":"MR Choudhury","year":"2013","unstructured":"Choudhury MR, Mohanram K (2013) Low cost concurrent error masking using approximate logic circuits. IEEE Transactions on computer-aided design of integrated circuits and systems 32:1163\u20131176","journal-title":"IEEE Transactions on computer-aided design of integrated circuits and systems"},{"key":"5764_CR10","doi-asserted-by":"crossref","unstructured":"Drake C (2015) Pyeda: data structures and algorithms for electronic design automation. In: Proc. 14th Python in science conference (SciPy), pp. 26\u201331","DOI":"10.25080\/Majora-7b98e3ed-004"},{"issue":"9-10","key":"5764_CR11","doi-asserted-by":"publisher","first-page":"2072","DOI":"10.1016\/j.microrel.2015.06.125","volume":"55","author":"Iuri A.C. Gomes","year":"2015","unstructured":"Gomes IA, Martins MG, Reis AI, Kastensmidt FL (2015) Exploring the use of approximate TMR to mask transient faults in logic with low area overhead.\u00a0Microelectronics Reliability 55(9-10):2072\u20132076","journal-title":"Microelectronics Reliability"},{"key":"5764_CR12","doi-asserted-by":"crossref","unstructured":"Gomes IA, Martins M, Reis A, Kastensmidt FL (2015) Using only redundant modules with approximate logic to reduce drastically area overhead in TMR. In: Proc. 16th Latin-American test symposium (LATS), pp. 1\u20136","DOI":"10.1109\/LATW.2015.7102522"},{"key":"5764_CR13","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MM.2011.77","volume":"31","author":"N Hardavellas","year":"2011","unstructured":"Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2011) Toward dark silicon in servers. IEEE Micro 31:6\u201315","journal-title":"IEEE Micro"},{"key":"5764_CR14","doi-asserted-by":"crossref","unstructured":"Ichihara H, Inaoka T, Iwagaki T, Inoue T (2015) Logic simplification by minterm complement for error tolerant application. In: Proc. 33rd IEEE International Conference on Computer Design (ICCD), pp. 94\u2013100","DOI":"10.1109\/ICCD.2015.7357089"},{"key":"5764_CR15","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/43.536711","volume":"15","author":"HK Lee","year":"1996","unstructured":"Lee HK, Ha DS (1996) HOPE: an efficient parallel fault simulator for synchronous sequential circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15:1048\u20131058","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5764_CR16","first-page":"62","volume":"48","author":"S Mittal","year":"2016","unstructured":"Mittal S (2016) A survey of techniques for approximate computing. ACM Computing Surveys (CSUR) 48:62","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"5764_CR17","doi-asserted-by":"crossref","unstructured":"Mrazek V, Hrbacek R, Vasicek Z, Sekanina L (2017) Evoapprox8b: library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. in Proc. Design, Automation & Test in Europe:258\u2013261","DOI":"10.23919\/DATE.2017.7926993"},{"key":"5764_CR18","unstructured":"Nangate. (2011, September 13). Nangate FreePDK45 Generic Open Cell Library. Available: https:\/\/projects.si2.org\/openeda.si2.org\/projects\/nangatelib\/"},{"key":"5764_CR19","doi-asserted-by":"publisher","first-page":"2233","DOI":"10.1109\/TNS.2016.2541700","volume":"63","author":"AJ S\u00e1nchez-Clemente","year":"2016","unstructured":"S\u00e1nchez-Clemente AJ, Entrena L, Garc\u00eda-Valderas M (2016) Partial TMR in FPGAs using approximate logic circuits. IEEE Trans Nucl Sci 63:2233\u20132240","journal-title":"IEEE Trans Nucl Sci"},{"key":"5764_CR20","unstructured":"Shin D, Gupta SK (2010) Approximate logic synthesis for error tolerant applications. in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE):957\u2013960"},{"key":"5764_CR21","doi-asserted-by":"crossref","unstructured":"Xie H, Chen L, Liu R, Evans A, Alexandrescu D, Wen S-J, Wong R (2014) New approaches for synthesis of redundant combinatorial logic for selective fault tolerance. In: Proc IEEE 20th International On-Line Testing Symposium (IOLTS), pp. 62\u201368","DOI":"10.1109\/IOLTS.2014.6873673"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-018-5764-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5764-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-018-5764-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,15]],"date-time":"2020-11-15T05:38:42Z","timestamp":1605418722000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-018-5764-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,14]]},"references-count":21,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["5764"],"URL":"https:\/\/doi.org\/10.1007\/s10836-018-5764-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2018,11,14]]},"assertion":[{"value":"4 June 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 November 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 November 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}