{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T02:35:42Z","timestamp":1648866942422},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T00:00:00Z","timestamp":1551744000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s10836-019-05783-2","type":"journal-article","created":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T05:16:00Z","timestamp":1551762960000},"page":"201-214","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Unified Approach to Detect and Distinguish Hardware Trojans and Faults in SRAM-based FPGAs"],"prefix":"10.1007","volume":"35","author":[{"given":"Omid","family":"Ranjbar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siavash","family":"Bayat-Sarmadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fatemeh","family":"Pooyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,5]]},"reference":[{"key":"5783_CR1","unstructured":"ABC: A System for Sequential Synthesis and Verification. [Online]. Available : \n                    https:\/\/people.eecs.berkeley.edu\/alanmi\/abc"},{"key":"5783_CR2","unstructured":"Abramovici M, Bradley P (2009) Integrated circuit security new threats and solutions. In: Proc of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies, New York, pp 1\u20133"},{"key":"5783_CR3","doi-asserted-by":"crossref","unstructured":"Agrawal D, Baktir S, Karakoyunlu D, Rohatgi P, Sunar B (2007) Trojan detection using IC fingerprinting. In: Proc of the symposium on security and privacy, Berkeley, pp 296\u2013310","DOI":"10.1109\/SP.2007.36"},{"key":"5783_CR4","doi-asserted-by":"crossref","unstructured":"Al-Anwar A, Alkabani Y, El-Kharashi MW, Bedour H (2013) Hardware trojan detection methodology for FPGA. In: Proc of the Conference on Communications, Computers and Signal Processing (PACRIM), Victoria, pp 177\u2013182","DOI":"10.1109\/PACRIM.2013.6625470"},{"key":"5783_CR5","doi-asserted-by":"crossref","unstructured":"Al-Anwar A, Alkabani Y, El-Kharashi MW, Bedour H (2013) Hardware trojan protection for third party IPs. In: Proc of the Conference on Digital System Design (DSD), Los Alamitos, pp 662\u2013665","DOI":"10.1109\/DSD.2013.133"},{"issue":"12","key":"5783_CR6","doi-asserted-by":"publisher","first-page":"1320","DOI":"10.1109\/TVLSI.2007.909795","volume":"15","author":"H Asadi","year":"2007","unstructured":"Asadi H, Tahoori MB (2007) Analytical techniques for soft error rate modeling and mitigation of FPGA-based designs. IEEE Transactions on Very Large Scale Integration Systems (VLSI) 15(12):1320\u20131331","journal-title":"IEEE Transactions on Very Large Scale Integration Systems (VLSI)"},{"issue":"6","key":"5783_CR7","doi-asserted-by":"publisher","first-page":"2714","DOI":"10.1109\/TNS.2007.910426","volume":"54","author":"H Asadi","year":"2007","unstructured":"Asadi H, Tahoori MB, Mullins B, Kaeli D, Granlund K (2007) Soft error susceptibility analysis of SRAM-based FPGAs in high-performance information systems. IEEE Trans Nucl Sci (TNS) 54(6):2714\u20132726","journal-title":"IEEE Trans Nucl Sci (TNS)"},{"key":"5783_CR8","doi-asserted-by":"crossref","unstructured":"\u0102\u2020inlar E. (1969) Markov renewal theory, vol 1","DOI":"10.2307\/1426216"},{"key":"5783_CR9","doi-asserted-by":"crossref","unstructured":"Beaumont M, Hopkins B, Newby T (March 2012) SAFER PATH security architecture using fragmented execution and replication for protection against trojaned hardware. In: Proc of the conference on design, automation and test in europe (DATE), San Jose, pp 1000\u20131005","DOI":"10.1109\/DATE.2012.6176642"},{"key":"5783_CR10","unstructured":"Berkeley Logic Interchange Format (BLIF). (1993). [Online]. Available: \n                    https:\/\/www.ece.cmu.edu\/ee760\/760docs\/blif.pdf"},{"key":"5783_CR11","doi-asserted-by":"crossref","unstructured":"Brglez F, Bryan D, Kozminski K (1989) Combinational profiles of sequential benchmark circuits. In: Proc of the symposium on circuits and systems, Portland, pp 1929\u20131934","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"5783_CR12","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Paul S, Bhunia S (2008) On-demand transparency for improving hardware trojan detectability. In: Proc of the Symposium on Hardware-Oriented Security and Trust (HOST), Anaheim, pp 48\u201350","DOI":"10.1109\/HST.2008.4559048"},{"key":"5783_CR13","doi-asserted-by":"crossref","unstructured":"Cha B, Gupta SK (2013) Trojan detection via delay measurements: a new approach to select paths and vectors to maximize effectiveness and minimize cost. In: Proc of Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, pp 1265\u20131270","DOI":"10.7873\/DATE.2013.262"},{"issue":"2","key":"5783_CR14","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MDT.2013.2247460","volume":"30","author":"RS Chakraborty","year":"2013","unstructured":"Chakraborty RS, Saha I, Palchaudhuri A, Naik GK (2013) Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream. IEEE Des Test 30(2):45\u201354","journal-title":"IEEE Des Test"},{"key":"5783_CR15","unstructured":"Cui X, Ma K, Shi L, Wu K (2014) High-Level synthesis for run-time hardware trojan detection and recovery. In: Proc of the 51st Annual Design Automation Conference, New York, pp 1\u20136"},{"issue":"1","key":"5783_CR16","first-page":"6:1","volume":"2","author":"S Dutt","year":"2009","unstructured":"Dutt S, Li L (2009) Trust-Based Design and check of FPGA circuits using Two-Level randomized ECC structures. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 2(1):6:1\u20136:36","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"5783_CR17","doi-asserted-by":"crossref","unstructured":"Dynkin EB (1965) Markov processes. In: Markov Processes, Springer, Berlin, pp 77\u2013104","DOI":"10.1007\/978-3-662-00031-1_4"},{"key":"5783_CR18","doi-asserted-by":"crossref","unstructured":"Forte D, Bao C, Srivastava A (2013) Temperature tracking- an innovative Run-Time approach for hardware trojan detection. In: Proc of the international conference on Computer-Aided (ICCAD), piscataway, pp 532\u2013539","DOI":"10.1109\/ICCAD.2013.6691167"},{"issue":"1","key":"5783_CR19","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TDMR.2012.2229710","volume":"13","author":"Z Ghaderi","year":"2013","unstructured":"Ghaderi Z, Miremadi SG, Asadi H, Fazeli M (2013) HAFTA- highly available fault-tolerant architecture to protect SRAM-based reconfigurable devices against multiple bit upsets. IEEE Trans Device Mater Reliab 13(1):203\u2013212","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5783_CR20","doi-asserted-by":"crossref","unstructured":"Govindan V, Chakraborty RS (2018) Logic testing for hardware trojan detection. In: The Hardware Trojan War, Springer, Cham, pp 149\u2013182","DOI":"10.1007\/978-3-319-68511-3_7"},{"key":"5783_CR21","doi-asserted-by":"crossref","unstructured":"Gunti NB, Khatri A, Lingasubramanian K (2014) Realizing a security aware triple modular redundancy scheme for robust integrated circuits. In: Proc of the Conference on Very Large Scale Integration (VLSI-soc), Playa del Carmen, pp 1\u20136","DOI":"10.1109\/VLSI-SoC.2014.7004183"},{"key":"5783_CR22","doi-asserted-by":"crossref","unstructured":"Jim P, Saqib F (2018) Detecting hardware trojans using delay analysis, In: The Hardware Trojan War, Springer, Cham, pp 219\u2013267","DOI":"10.1007\/978-3-319-68511-3_10"},{"key":"5783_CR23","unstructured":"Jin Y, Makris Y (2008) Hardware trojan detection using path delay fingerprint. In: Proc of the symposium on Hardware-Oriented security and trust (HOST), Anaheim, pp 51\u201357"},{"issue":"2","key":"5783_CR24","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/LES.2015.2406791","volume":"7","author":"B Khaleghi","year":"2015","unstructured":"Khaleghi B, Ahari A, Asadi H, Sarmadi B (2015) FPGA-Based protection scheme against hardware trojan horse insertion using dummy logic. IEEE Journal of Embedded Systems Letters 7(2):46\u201350","journal-title":"IEEE Journal of Embedded Systems Letters"},{"key":"5783_CR25","doi-asserted-by":"crossref","unstructured":"Kitsos P, Voyiatzis AG (2014) FPGA trojan detection using Length-Optimized ring oscillators. In: Proc of the conference on digital system design (DSD), Verona, pp 675\u2013678","DOI":"10.1109\/DSD.2014.74"},{"issue":"2","key":"5783_CR26","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1561\/1000000005","volume":"2","author":"I Kuon","year":"2008","unstructured":"Kuon I, Tessier R, Rose J (2008) FPGA Architecture: survey and challenges. Journal of Foundations and Trends in Electronic Design Automation 2(2):135\u2013253","journal-title":"Journal of Foundations and Trends in Electronic Design Automation"},{"key":"5783_CR27","unstructured":"Li J, Lach J (2008) At-Speed delay characterization for IC authentication and trojan horse detection. In: Proc of the symposium on Hardware-Oriented security and trust (HOST), Anaheim, pp 8\u201314"},{"issue":"3","key":"5783_CR28","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1109\/TMSCS.2016.2584052","volume":"2","author":"S Mal-Sarkar","year":"2016","unstructured":"Mal-Sarkar S, Karam R, Narasimhan S, Ghosh A, Krishna A, Bhunia S (2016) Design and validation for FPGA trust under hardware trojan attacks. IEEE Transactions on Multi-Scale Computing Systems 2(3):186\u2013198","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"5783_CR29","doi-asserted-by":"crossref","unstructured":"Mal-Sarkar S, Krishna A, Ghosh A, Bhunia S (2014) Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures. In: Proc of the 24th Edition of the Great Lakes Symposium on VLSI (GLSVLSI), New York, pp 287\u2013292","DOI":"10.1145\/2591513.2591520"},{"key":"5783_CR30","doi-asserted-by":"crossref","unstructured":"Mao S, Liu L (2016) OPTMR: Optimal data flow graph partitioning for triple modular redundancy against hardware Trojan in reconfigurable hardware. In: Proc of the 6th IEEE International Conference on Electronics Information and Emergency Communication (ICEIEC), pp 68\u201371","DOI":"10.1109\/ICEIEC.2016.7589689"},{"key":"5783_CR31","doi-asserted-by":"crossref","unstructured":"McIntyre D, Wolff F, Papachristou C, Bhunia S, Weyer D (2009) Dynamic evaluation of hardware trust. In: Proc of the Symposium on Hardware-Oriented Security and Trust (HOST), Francisco, pp 108\u2013111","DOI":"10.1109\/HST.2009.5224990"},{"key":"5783_CR32","doi-asserted-by":"crossref","unstructured":"McIntyre D, Wolff F, Papachristou C, Bhunia S (2010) Trustworthy computing in a multi-core system using distributed scheduling. In Proc of the International On-Line Testing Symposium (IOLTS), Corfu, pp 211\u2013213","DOI":"10.1109\/IOLTS.2010.5560200"},{"key":"5783_CR33","doi-asserted-by":"crossref","unstructured":"Mooney, Christopher Z (1997) Monte Carlo simulation. Sage publications","DOI":"10.4135\/9781412985116"},{"key":"5783_CR34","doi-asserted-by":"crossref","unstructured":"Newgard B, Hoffman C (2010) Using multiple processors in a single reconfigurable fabric for High-Assurance applications. In: Proc of the symposium on Hardware-Oriented security and trust (HOST), Anaheim, pp 25\u201329","DOI":"10.1109\/HST.2010.5513120"},{"key":"5783_CR35","unstructured":"Open Circuit Design. [Online]. Available: \n                    http:\/\/opencircuitdesign.com"},{"key":"5783_CR36","doi-asserted-by":"crossref","unstructured":"Rajendran J, Zhang H, Sinanoglu O, Karri R (2013) High-Level synthesis for security and trust. In: Proc of the international On-Line testing symposium (IOLTS), Chania, pp 232\u2013233","DOI":"10.1109\/IOLTS.2013.6604087"},{"key":"5783_CR37","doi-asserted-by":"crossref","unstructured":"Rilling J, Graziano D, Hitchcock J, Meyer T, Wang X, Jones P, Zambreno J (2011) Circumventing a ring oscillator approach to FPGA-based hardware trojan detection. In: Proc of the International Conference on Computer Design (ICCD), Amherst, pp 289\u2013292","DOI":"10.1109\/ICCD.2011.6081411"},{"key":"5783_CR38","doi-asserted-by":"crossref","unstructured":"Roy JA, Koushanfar F, Markov IL (2008) EPIC: Ending piracy of integrated circuits. In: Proc. of the Conference on Design, Automation and Test in Europe (DATE), Munich, pp 1069\u20131074","DOI":"10.1145\/1403375.1403631"},{"issue":"1","key":"5783_CR39","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1109\/TVLSI.2010.2093547","volume":"20","author":"H Salmani","year":"2012","unstructured":"Salmani H, Tehranipoor M, Plusquellic J (2012) A novel technique for improving hardware trojan detection and reducing trojan activation time. IEEE Trans Very Large Scale Integr VLSI Syst 20(1):112\u2013125","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5783_CR40","unstructured":"Santangelo L (2014) Viv2XDL: a bridge between Vivado and XDL based software, Master\u2019s Thesis, University of Pisa. [Online]. Available : \n                    https:\/\/etd.adm.unipi.it\/t\/etd-09012014-224107\n                    \n                  \n                           \n                    https:\/\/etd.adm.unipi.it\/t\/etd-09012014-224107"},{"key":"5783_CR41","unstructured":"Senwen K, Ottavi M, Dworak J (2015) Enhancing embedded SRAM security and error tolerance with hardware CRC and obfuscation. In Proc of IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp 119\u2013122"},{"key":"5783_CR42","unstructured":"Wang X, Tehranipoor M, Plusquellic J (2008) Detecting malicious inclusions in secure hardware: challenges and solutions. In: Proc of the symposium on Hardware-Oriented security and trust (HOST), Anaheim, pp 15\u201319"},{"key":"5783_CR43","doi-asserted-by":"crossref","unstructured":"Wang X, Salmani H, Tehranipoor M, Plusquellic J (2008) Hardware trojan detection and isolation using current integration and localized current analysis. In: Proc of the symposium on defect and fault tolerance of VLSI systems (DFTVS), Boston, pp 87\u201395","DOI":"10.1109\/DFT.2008.61"},{"key":"5783_CR44","doi-asserted-by":"crossref","unstructured":"Wolff F, Papachristou C, Bhunia S, Chakraborty RS (2008) Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme. In: Proc of the Conference on Design, Automation and Test in Europe (DATE), New York, pp 1362\u20131365","DOI":"10.1145\/1403375.1403703"},{"key":"5783_CR45","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/TCAD.2015.2474373","volume":"35.4","author":"TonyF Wu","year":"2016","unstructured":"Wu Tony F, et al (2016) Tpad: Hardware Trojan prevention and detection for trusted integrated circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 35.4:521\u2013534","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5783_CR46","unstructured":"Xilinx Inc. [Online]. Available : \n                    http:\/\/www.xilinx.com"},{"key":"5783_CR47","unstructured":"Zhang X, Tehranipoor M (2011) RON- an on-chip ring oscillator network for hardware trojan detection. In: Proc of the Conference on Design, Automation and Test in Europe (DATE), Grenoble, pp 1\u20136"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05783-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05783-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05783-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,3]],"date-time":"2020-03-03T19:09:11Z","timestamp":1583262551000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05783-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,5]]},"references-count":47,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["5783"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05783-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3,5]]},"assertion":[{"value":"29 November 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 February 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 March 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}