{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T03:17:18Z","timestamp":1761621438774,"version":"3.37.3"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,3,16]],"date-time":"2019-03-16T00:00:00Z","timestamp":1552694400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s10836-019-05785-0","type":"journal-article","created":{"date-parts":[[2019,3,16]],"date-time":"2019-03-16T07:02:44Z","timestamp":1552719764000},"page":"145-162","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Memory-Aware Design Space Exploration for Reliability Evaluation in Computing Systems"],"prefix":"10.1007","volume":"35","author":[{"given":"Maha","family":"Kooli","sequence":"first","affiliation":[]},{"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6116-7339","authenticated-orcid":false,"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,3,16]]},"reference":[{"unstructured":"Alipour M, Salehi ME, Baghini HS (2012) Design space exploration to find the optimum cache and register file size for embedded applications. arXiv:\n                    1205.1871","key":"5785_CR1"},{"issue":"1","key":"5785_CR2","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/TDSC.2004.2","volume":"1","author":"A Avi\u017eienis","year":"2004","unstructured":"Avi\u017eienis A, Laprie J-C, Randell B, Landwehr C (2004) Basic concepts and taxonomy of dependable and secure computing. IEEE Trans Dependable Secure Comput 1(1):11\u201333","journal-title":"IEEE Trans Dependable Secure Comput"},{"issue":"3","key":"5785_CR3","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2005","unstructured":"Baumann R (2005) Soft errors in advanced computer systems. IEEE Des Test 22(3):258\u2013266","journal-title":"IEEE Des Test"},{"doi-asserted-by":"crossref","unstructured":"Benso A, Di Carlo S, Di Natale G, Prinetto P, Taghaferri L (2003) Data criticality estimation in software applications. In: Proceedings international test conference (ITC), 2003, vol 1, pp 802\u2013810","key":"5785_CR4","DOI":"10.1109\/TEST.2003.1270912"},{"issue":"2","key":"5785_CR5","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1145\/1080695.1070014","volume":"33","author":"A Biswas","year":"2005","unstructured":"Biswas A, Racunas P, Cheveresan R, Emer J, Mukherjee SS, Rangan R (2005) Computing architectural vulnerability factors for address-based structures. SIGARCH Comput Archit News 33(2):532\u2013543","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, De V (2004) Design and reliability challenges in nanometer technologies. In: Proceedings of the 41st annual design automation conference, DAC \u201904, pp 75\u201375","key":"5785_CR6","DOI":"10.1145\/996566.996588"},{"doi-asserted-by":"crossref","unstructured":"Cai Y, Schmitz MT, Ejlali A, Al-Hashimi BM, Reddy SM (2006) Cache size selection for performance, energy and reliability of time-constrained systems. In: Proceedings of the conference on Asia South Pacific design automation: ASP-DAC, Yokohama, Japan, January 24\u201327, pp 923\u2013928","key":"5785_CR7","DOI":"10.1145\/1118299.1118507"},{"doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Chen L, Asadi H, Tahoori MB (2013) CLASS: combined logic and architectural soft error sensitivity analysis. In: 18th Asia and South Pacific design automation conference, ASP-DAC 2013, Yokohama, Japan, January 22\u201325, 2013, pp 601\u2013607","key":"5785_CR8","DOI":"10.1109\/ASPDAC.2013.6509664"},{"doi-asserted-by":"crossref","unstructured":"George NJ, Elks CR, Johnson BW, Lach J (2010) Transient fault models and avf estimation revisited. In: 2010 IEEE\/IFIP international conference on dependable systems & networks (DSN). IEEE, pp 477\u2013486","key":"5785_CR9","DOI":"10.1109\/DSN.2010.5544276"},{"doi-asserted-by":"crossref","unstructured":"George NJ, Elks CR, Johnson BW, Lach J (2010) Transient fault models and AVF estimation revisited. In: Proceedings of the 2010 IEEE\/IFIP international conference on dependable systems and networks, DSN 2010, Chicago, IL, USA, June 28 \u2013 July 1 2010, pp 477\u2013486","key":"5785_CR10","DOI":"10.1109\/DSN.2010.5544276"},{"doi-asserted-by":"crossref","unstructured":"Ghosh A, Givargis T (2003) Analytical design space exploration of caches for embedded systems. In: Design, automation and test in Europe conference and exposition DATE, Munich, Germany, March 3\u20137, pp 10650\u201310655","key":"5785_CR11","DOI":"10.1109\/DATE.2003.1253681"},{"doi-asserted-by":"crossref","unstructured":"Hiser J, Davidson JW, Whalley DB (2007) Fast, accurate design space exploration of embedded systems memory configurations. In: Proceedings of the 2007 ACM symposium on applied computing SAC, Seoul, Korea, March 11\u201315, pp 699\u2013706","key":"5785_CR12","DOI":"10.1145\/1244002.1244159"},{"unstructured":"Kooli M (2016) Analysing and supporting the reliability decision-making process in computing systems with a reliability evaluation framework. Theses, Universit\u00e9 Montpellier","key":"5785_CR13"},{"doi-asserted-by":"crossref","unstructured":"Kooli M, Di Natale G (2014) A survey on simulation-based fault injection tools for complex systems. In: Proceedings of the 9th international conference on design & technology of integrated systems in Nanoscale Era, DTIS, Santorini, Greece, May 6\u20138, pp 1\u20136","key":"5785_CR14","DOI":"10.1109\/DTIS.2014.6850649"},{"doi-asserted-by":"crossref","unstructured":"Kooli M, Di Natale G, Bosio A (2016) Cache-aware reliability evaluation through llvm-based analysis and fault injection. In: 22nd IEEE international symposium on on-line testing and robust system design, IOLTS, Catalunya, Spain, July 4\u20136","key":"5785_CR15","DOI":"10.1109\/IOLTS.2016.7604663"},{"doi-asserted-by":"crossref","unstructured":"Kooli M, Kaddachi F, Di Natale G, Bosio A (2016) Cache- and register-aware system reliability evaluation based on data lifetime analysis. In: 34th IEEE VLSI test symposium, VTS 2016, Las Vegas, NV, USA, April 25\u201327, pp 1\u20136","key":"5785_CR16","DOI":"10.1109\/VTS.2016.7477299"},{"doi-asserted-by":"crossref","unstructured":"Lattner C, Vikram A (2004) LLVM A compilation framework for lifelong program analysis & transformation. Proceedings of the international symposium on code generation and optimization: feedback-directed and runtime optimization, CGO \u201904 p 75","key":"5785_CR17","DOI":"10.1109\/CGO.2004.1281665"},{"doi-asserted-by":"crossref","unstructured":"Leveugle R, Calvez A, Maistri P, Vanhauwaert P (2009) Statistical fault injection: quantified error and confidence. In: Proceedings of the conference on design, automation and test in Europe, DATE Nice, France, pp 502\u2013506","key":"5785_CR18","DOI":"10.1109\/DATE.2009.5090716"},{"doi-asserted-by":"crossref","unstructured":"Li X, Negi HS, Mitra T, Roychoudhury A (2004) Design space exploration of caches using compressed traces. In: Proceedigns of the 18th annual international conference on supercomputing, ICS, Saint Malo, France, June 26 - July 01, pp 116\u2013125","key":"5785_CR19","DOI":"10.1145\/1006209.1006227"},{"doi-asserted-by":"crossref","unstructured":"Liang Y, Mitra T (2008) Static analysis for fast and accurate design space exploration of caches. In: Proceedings of the 6th international conference on hardware\/software codesign and system synthesis, CODES+ISSS 2008, Atlanta, GA, USA, October 19\u201324, pp 103\u2013108","key":"5785_CR20","DOI":"10.1145\/1450135.1450159"},{"issue":"3","key":"5785_CR21","doi-asserted-by":"publisher","first-page":"43:1","DOI":"10.1145\/2539036.2539039","volume":"13","author":"Y Liang","year":"2013","unstructured":"Liang Y, Mitra T (2013) An analytical approach for fast and accurate design space exploration of instruction caches. ACM Trans Embedded Comput Syst 13(3):43:1\u201343:29","journal-title":"ACM Trans Embedded Comput Syst"},{"unstructured":"SimpleScalar LLC (2004) Simplescalar LLC to serve and project","key":"5785_CR22"},{"unstructured":"The gem5 simulator","key":"5785_CR23"},{"issue":"3","key":"5785_CR24","doi-asserted-by":"publisher","first-page":"504","DOI":"10.1007\/s11390-011-1150-7","volume":"26","author":"A Ma","year":"2011","unstructured":"Ma A, Cheng Y, Xing Z (2011) Accurate and simplified prediction of AVF for delay and energy efficient cache design. J Comput Sci Technol 26(3):504\u2013519","journal-title":"J Comput Sci Technol"},{"issue":"11","key":"5785_CR25","doi-asserted-by":"publisher","first-page":"2439","DOI":"10.1016\/j.microrel.2015.07.049","volume":"55","author":"M Maghsoudloo","year":"2015","unstructured":"Maghsoudloo M, Zarandi HR (2015) Design space exploration of non-uniform cache access for soft-error vulnerability mitigation. Microelectron Reliab 55(11):2439\u20132452","journal-title":"Microelectron Reliab"},{"unstructured":"Mibench","key":"5785_CR26"},{"doi-asserted-by":"crossref","unstructured":"Montesinos P, Liu W, Torrellas J (2007) Using register lifetime predictions to protect register files against soft errors. In: Proceedings of the 37th annual IEEE\/IFIP international conference on dependable systems and networks, DSN \u201907, Washington, DC, USA. IEEE Computer Society, pp 286\u2013296","key":"5785_CR27","DOI":"10.1109\/DSN.2007.99"},{"doi-asserted-by":"crossref","unstructured":"Mukherjee SS, Weaver C, Emer J, Reinhardt SK, Austin T (2003) A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture, MICRO 36, San Diego, CA, USA, December 3\u20135, pp 29\u201342","key":"5785_CR28","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"5785_CR29","volume-title":"Soft errors in modern electronic systems, vol 41","author":"M Nicolaidis","year":"2010","unstructured":"Nicolaidis M (2010) Soft errors in modern electronic systems, vol 41. Springer Science & Business Media, Berlin"},{"doi-asserted-by":"crossref","unstructured":"Patel R, Rajawat A (2015) Instruction cache design space exploration for embedded software applications. In: 19th international symposium on VLSI design and test, VDAT, Ahmedabad, India, June 26\u201329, pp 1\u20135","key":"5785_CR30","DOI":"10.1109\/ISVDAT.2015.7208127"},{"issue":"10","key":"5785_CR31","doi-asserted-by":"publisher","first-page":"1462","DOI":"10.1109\/TC.2018.2818735","volume":"67","author":"A Savino","year":"2018","unstructured":"Savino A, Vallero A, Di Carlo S (2018) Redo: cross-layer multi-objective design-exploration framework for efficient soft error resilient systems. IEEE Trans Comput 67(10):1462\u20131477","journal-title":"IEEE Trans Comput"},{"doi-asserted-by":"crossref","unstructured":"Shafique M, Rehman S, Aceituno PV, Henkel J (2013) Exploiting program-level masking and error propagation for constrained reliability optimization. In: Proceedings ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20139","key":"5785_CR32","DOI":"10.1145\/2463209.2488755"},{"doi-asserted-by":"crossref","unstructured":"Vadlamani R, Zhao J, Burleson W, Tessier R (2010) Multicore soft error rate stabilization using adaptive dual modular redundancy. In: Proceedings of the conference on design, automation and test in Europe, DATE, Dresden, Germany, pp 27\u201332","key":"5785_CR33","DOI":"10.1109\/DATE.2010.5457242"},{"unstructured":"Vallero A, Savino A, Chatzidimitriou A, Kaliorakis M, Kooli M, Riera Villanueva M, Di Natale G, Bosio A, Canal R, Gizopoulos D, Di Carlo S (2018) Syra: early system reliability analysis for cross-layer soft errors resilience in memory arrays of microprocessor systems. IEEE Trans Comput pp 1\u20131","key":"5785_CR34"},{"doi-asserted-by":"crossref","unstructured":"Vallero A, Savino A, Politano G, Di Carlo S, Chatzidimitriou A, Tselonis S, Kaliorakis M, Gizopoulos D, Riera M, Canal R, Gonzalez A, Kooli M, Bosio A, Di Natale G (2016) Cross-layer system reliability assessment framework for hardware faults. In: Proceedings IEEE international test conference (ITC) , pp 1\u201310","key":"5785_CR35","DOI":"10.1109\/TEST.2016.7805863"},{"issue":"8","key":"5785_CR36","doi-asserted-by":"publisher","first-page":"1204","DOI":"10.1016\/j.micpro.2015.06.003","volume":"39","author":"A Vallero","year":"2015","unstructured":"Vallero A, Tselonis S, Foutris N, Kaliorakis M, Kooli M, Savino A, Politano G, Bosio A, Di Natale G, Gizopoulos D, Di Carlo S (2015) Cross-layer reliability evaluation, moving from the hardware architecture to the system level: a clereco eu project overview. Microprocess Microsyst 39(8):1204\u20131214","journal-title":"Microprocess Microsyst"},{"issue":"9","key":"5785_CR37","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1109\/TC.2009.33","volume":"58","author":"S Wang","year":"2009","unstructured":"Wang S, Jie S, Ziavras SG (2009) On the characterization and optimization of on-chip cache reliability against soft errors. IEEE Trans Computers 58(9):1171\u20131184","journal-title":"IEEE Trans Computers"},{"issue":"3","key":"5785_CR38","doi-asserted-by":"publisher","first-page":"406","DOI":"10.1109\/TR.2004.833310","volume":"53","author":"N Wattanapongsakorn","year":"2004","unstructured":"Wattanapongsakorn N, Levitan SP (2004) Reliability optimization models for embedded systems with multiple applications. IEEE Trans Reliab 53(3):406\u2013416","journal-title":"IEEE Trans Reliab"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05785-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05785-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05785-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,15]],"date-time":"2020-03-15T00:11:20Z","timestamp":1584231080000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05785-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,16]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["5785"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05785-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2019,3,16]]},"assertion":[{"value":"20 June 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 March 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 March 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}