{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:21Z","timestamp":1740123561637,"version":"3.37.3"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,3,27]],"date-time":"2019-03-27T00:00:00Z","timestamp":1553644800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["671653"],"award-info":[{"award-number":["671653"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s10836-019-05786-z","type":"journal-article","created":{"date-parts":[[2019,3,27]],"date-time":"2019-03-27T16:56:11Z","timestamp":1553705771000},"page":"173-189","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["An Integrated on-Silicon Verification Method for FPGA Overlays"],"prefix":"10.1007","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3430-1007","authenticated-orcid":false,"given":"Alexandra","family":"Kourfali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Fricke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Huebner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,27]]},"reference":[{"key":"5786_CR1","unstructured":"Amazon (2018) Amazon ec2 f1 instances: enable faster FPGA accelerator development and deployment in the cloud. retrieved from: \n                    https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/\n                    \n                  . Accessed: 2019-01-07"},{"key":"5786_CR2","doi-asserted-by":"crossref","unstructured":"Angepat H, Eads G, Craik C, Chiou D (2010) Nifd: non-intrusive FPGA debugger \u2013 debugging FPGA \u2019threads\u2019 for rapid hw\/sw systems prototyping. In: 2010 International Conference on Field Programmable Logic and Applications, pp 356\u2013359","DOI":"10.1109\/FPL.2010.77"},{"key":"5786_CR3","doi-asserted-by":"crossref","unstructured":"Brant A, Zuma GL (2012) An open FPGA overlay architecture. 2012 IEEE 20th international symposium on field-programmable custom computing machines, pp 93\u201396","DOI":"10.1109\/FCCM.2012.25"},{"issue":"4","key":"5786_CR4","first-page":"43:1","volume":"16","author":"K Bruneel","year":"2011","unstructured":"Bruneel K, Heirman W, Stroobandt D (2011) Dynamic data folding with parameterizable FPGA configurations. ACM Trans Des Autom Electron Syst (TODAES) 16(4):43:1\u201343:29","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"5786_CR5","doi-asserted-by":"crossref","unstructured":"Calagar N, Brown SD, Anderson JH (2014) Source-level debugging for FPGA high-level synthesis. In: 2014 24th international conference on field programmable logic and applications (FPL), pp 1\u20138","DOI":"10.1109\/FPL.2014.6927496"},{"key":"5786_CR6","doi-asserted-by":"crossref","unstructured":"Coole J, Stitt G (2010) Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing. In: Proceedings of the 8th IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, CODES\/ISSS \u201910. ACM, New York, pp 13\u201322","DOI":"10.1145\/1878961.1878966"},{"key":"5786_CR7","doi-asserted-by":"crossref","unstructured":"Coole J, Stitt G (2010) Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing. In: 2010 IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp 13\u201322","DOI":"10.1145\/1878961.1878966"},{"key":"5786_CR8","unstructured":"Eslami F, Hung E, Wilton SJE (2016) Enabling effective FPGA debug using overlays: opportunities and challenges. corr, arXiv:\n                    1606.06457"},{"key":"5786_CR9","doi-asserted-by":"crossref","unstructured":"Eslami F, Wilton SJE (2015) An adaptive virtual overlay for fast trigger insertion for FPGA debug. In: 2015 international conference on field programmable technology (FPT), pp 32\u201339","DOI":"10.1109\/FPT.2015.7393127"},{"issue":"4","key":"5786_CR10","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/3039902.3039907","volume":"44","author":"F Eslami","year":"2017","unstructured":"Eslami F, Wilton SJE (2017) An improved overlay and mapping algorithm supporting rapid triggering for FPGA debug. SIGARCH Comput Archit News 44(4):20\u201325","journal-title":"SIGARCH Comput Archit News"},{"key":"5786_CR11","doi-asserted-by":"crossref","unstructured":"Foster HD (2015) Trends in functional verification: a 2014 industry study. In: Proceedings of the 52nd annual design automation conference, DAC \u201915, vol 48. ACM, New York, pp 1\u201348:6","DOI":"10.1145\/2744769.2744921"},{"key":"5786_CR12","doi-asserted-by":"crossref","unstructured":"Fricke F, Werner A, Shahin K, Huebner M (2018) CGRA tool flow for fast run-time reconfiguration. In: Voros N, Huebner M, Keramidas G, Goehringer D, Antonopoulos C, Diniz PC (eds) Applied reconfigurable computing. Architectures, tools, and applications. Springer International Publishing, Cham, pp 661\u2013672","DOI":"10.1007\/978-3-319-78890-6_53"},{"key":"5786_CR13","doi-asserted-by":"crossref","unstructured":"Goeders J, Wilton SJE (2015) Using dynamic signal-tracing to debug compiler-optimized HLS circuits on FPGAs. In: 2015 IEEE 23rd annual international symposium on field-programmable custom computing machines, pp 127\u2013134","DOI":"10.1109\/FCCM.2015.25"},{"issue":"1","key":"5786_CR14","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/TCAD.2016.2565204","volume":"36","author":"J Goeders","year":"2017","unstructured":"Goeders J, Wilton SJE (2017) Signal-tracing techniques for in-system FPGA, debugging of high-level synthesis circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 36(1):83\u201396","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5786_CR15","unstructured":"Graham P, Nelson B, Hutchings B (2001) Instrumenting bitstreams for debugging FPGA circuits. In: The 9th annual IEEE symposium on field-programmable custom computing machines (FCCM\u201901), pp 41\u201350"},{"key":"5786_CR16","doi-asserted-by":"crossref","unstructured":"Grant D, Wang C, Lemieux GGF (2011) A cad framework for malibu: an FPGA with time-multiplexed coarse-grained elements. In: Proceedings of the 19th ACM\/SIGDA international symposium on field programmable gate arrays, FPGA \u201911. ACM, New York, pp 123\u2013132","DOI":"10.1145\/1950413.1950441"},{"key":"5786_CR17","doi-asserted-by":"crossref","unstructured":"Heyse K, Davidson T, Vansteenkiste E, Bruneel K, Stroobandt D (2013) Efficient implementation of virtual coarse grained reconfigurable arrays on fpgas. In: 2013 23rd international conference on field programmable logic and applications, pp 1\u20138","DOI":"10.1109\/FPL.2013.6645516"},{"issue":"4","key":"5786_CR18","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1049\/ip-cdt:20050194","volume":"153","author":"ABT Hopkins","year":"2006","unstructured":"Hopkins ABT, McDonald-Maier KD (2006) Debug support for complex systems on-chip: A review. IEEE Proc Comput Digital Techn 153(4):197\u2013207","journal-title":"IEEE Proc Comput Digital Techn"},{"key":"5786_CR19","doi-asserted-by":"crossref","unstructured":"Hung E, Todman T, Luk W (2014) Transparent insertion of latency-oblivious logic onto fpgas. In: 2014 24th international conference on field programmable logic and applications (FPL), pp 1\u20138","DOI":"10.1109\/FPL.2014.6927497"},{"key":"5786_CR20","doi-asserted-by":"crossref","unstructured":"Hung E, Wilton SJE (2013) Towards simulator-like observability for fpgas: A virtual overlay network for trace-buffers. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA \u201913. ACM, New York, pp 19\u201328","DOI":"10.1145\/2435264.2435272"},{"issue":"4","key":"5786_CR21","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TVLSI.2013.2255071","volume":"22","author":"E Hung","year":"2014","unstructured":"Hung E, Wilton SJE (2014) Incremental trace-buffer insertion for FPGA, debug. IEEE Trans Very Large Scale Integr VLSI Syst 22(4):850\u2013863","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5786_CR22","unstructured":"Hutchings BL, Keeley J (2014) Rapid post-map insertion of embedded logic analyzers for xilinx fpgas. In: 2014 IEEE 22nd annual international symposium on field-programmable custom computing machines, pp 72\u201379"},{"key":"5786_CR23","unstructured":"Intel Corporation (2019) Quartus prime standard edition handbook, volume 3: Verification: Design and debugging with the SignalTap II logic analyzer. retrieved from: \n                    https:\/\/www.mouser.com\/pdfdocs\/qts-qps-5v3.pdf\n                    \n                  , 2019. Accessed: 2019-01-02"},{"issue":"2","key":"5786_CR24","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","volume":"28","author":"HF Ko","year":"2009","unstructured":"Ko HF, Nicolici N (2009) Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug. IEEE Trans Comput Aided Des Integr Circuits Syst 28(2):285\u2013297","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5786_CR25","doi-asserted-by":"crossref","unstructured":"Koch D, Beckhoff C, Lemieux GGF (2013) An efficient FPGA overlay for portable custom instruction set extensions. In: 2013 23rd international conference on field programmable logic and applications, pp 1\u20138","DOI":"10.1109\/FPL.2013.6645517"},{"key":"5786_CR26","doi-asserted-by":"crossref","unstructured":"Koch D, Haubelt C, Teich J (2007) Efficient hardware checkpointing: concepts, overhead analysis, and implementation. In: Proceedings of the 2007 ACM\/SIGDA 15th international symposium on field programmable gate arrays, FPGA \u201907. ACM, New York, pp 188\u2013196","DOI":"10.1145\/1216919.1216950"},{"key":"5786_CR27","doi-asserted-by":"crossref","unstructured":"Kourfali A, Stroobandt D (2016) Efficient hardware debugging using parameterized FPGA reconfiguration. In 2016 IEEE international parallel and distributed processing symposium workshops (IPDPSW), pp 277\u2013282","DOI":"10.1109\/IPDPSW.2016.95"},{"key":"5786_CR28","doi-asserted-by":"crossref","unstructured":"Kourfali A, Stroobandt D (2018) Superimposed in-circuit debugging for self-healing FPGA overlays. In: 2018 IEEE 19th Latin-American test symposium (LATS), pp 1-6","DOI":"10.1109\/LATW.2018.8349688"},{"issue":"4","key":"5786_CR29","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1007\/s10617-016-9180-6","volume":"20","author":"A Kulkarni","year":"2016","unstructured":"Kulkarni A, Stroobandt D (2016) Micap-pro: a high speed custom reconfiguration controller for dynamic circuit specialization. Des Autom Embed Syst 20(4):341\u2013359","journal-title":"Des Autom Embed Syst"},{"key":"5786_CR30","unstructured":"Kulkarni A, Stroobandt D, Werner A, Fricke F, Huebner M (2017) Pixie: A heterogeneous virtual coarse-grained reconfigurable array for high performance image processing applications. In: 3rd international workshop on overlay architectures for FPGAs (OLAF 2017), pp 1\u20136"},{"key":"5786_CR31","doi-asserted-by":"crossref","unstructured":"Landy A, Stitt G (2012) A low-overhead interconnect architecture for virtual reconfigurable fabrics. In: Proceedings of the 2012 international conference on compilers, architectures and synthesis for embedded systems, CASES \u201912. ACM, New York, pp 111\u2013120","DOI":"10.1145\/2380403.2380427"},{"issue":"2","key":"5786_CR32","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2011.17","volume":"31","author":"O Lindtjorn","year":"2011","unstructured":"Lindtjorn O, Clapp R, Pell O, Fu H, Flynn M, Mencer O (2011) Beyond traditional microprocessors for geoscience high-performance computing applications. IEEE Micro 31(2):41\u201349","journal-title":"IEEE Micro"},{"issue":"2","key":"5786_CR33","first-page":"6:1","volume":"7","author":"J Luu","year":"2014","unstructured":"Luu J, Goeders J, Wainberg M, Somerville A, Yu T, Nasartschuk K, Nasr M, Wang S, Liu T, Ahmed N, Kent KB, Anderson J, Rose J, Betz V (2014) Vtr 7.0: next generation architecture and cad system for fpgas. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7(2):6:1\u20136:30","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"5786_CR34","unstructured":"Mentor Graphics (2016) Certus silicon debug"},{"key":"5786_CR35","doi-asserted-by":"crossref","unstructured":"Mitra S, Seshia SA, Nicolici N (2010) Post-silicon validation opportunities, challenges and recent advances. In: Proceedings of the 47th design automation conference, DAC \u201910. ACM, New York, pp 12\u201317","DOI":"10.1145\/1837274.1837280"},{"issue":"3","key":"5786_CR36","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/2678373.2665678","volume":"42","author":"A Putnam","year":"2014","unstructured":"Putnam A, Caulfield AM, Chung ES, Chiou D, Constantinides K, Demme J, Esmaeilzadeh H, Fowers J, Gopal GP, Gray J, Haselman M, Hauck S, Heil S, Hormati A, Kim J-Y, Lanka S, Larus J, Peterson E, Pope S, Smith A, Thong J, Xiao PY, Burger D (2014) A reconfigurable fabric for accelerating large-scale datacenter services. SIGARCH Comput Architect News 42(3):13\u201324","journal-title":"SIGARCH Comput Architect News"},{"key":"5786_CR37","doi-asserted-by":"crossref","unstructured":"Sekanina L (2003) Virtual reconfigurable circuits for real-world applications of evolvable hardware. In: Proceedings of the 5th international conference on evolvable systems: from biology to hardware, ICES \u201903. Springer, Berlin, pp 186\u2013197","DOI":"10.1007\/3-540-36553-2_17"},{"key":"5786_CR38","doi-asserted-by":"crossref","unstructured":"Sharifi M, Fathy M, Mahmoudi MT (2002) A classified and comparative study of edge detection algorithms. In: Proceedings. International conference on information technology: Coding and computing, pp 117\u2013120","DOI":"10.1109\/ITCC.2002.1000371"},{"key":"5786_CR39","unstructured":"Synopsys (2019) Identify: simulator-like visibility into hardware debug. retrieved from: \n                    https:\/\/www.synopsys.com\/implementation-and-signoff\/fpga-based-design\/i%dentify-rtl-debugger.html\n                    \n                  , 2019. Accessed:2019-01-10"},{"key":"5786_CR40","unstructured":"Tiago P (2014) Peixoto the graph-tool python library"},{"key":"5786_CR41","doi-asserted-by":"crossref","unstructured":"Tzimpragos G, Cheng D, Tapp S, Jayadev B, Majumdar A (2016) Application debug in FPGAs in the presence of multiple asynchronous clocks. In: 2016 IEEE international conference on field-programmable technology,(FPT). Proceedings","DOI":"10.1109\/FPT.2016.7929530"},{"issue":"3","key":"5786_CR42","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1109\/TCAD.2013.2291659","volume":"33","author":"E Vansteenkiste","year":"2014","unstructured":"Vansteenkiste E, Farisi BA, Bruneel K, Stroobandt D (2014) Tpar: Place and route tools for the dynamic reconfiguration of the FPGA\u2019s interconnect network. IEEE Trans Comput Aided Des Integr Circuits Syst 33(3):370\u2013383","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5786_CR43","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1109\/MDT.2008.66","volume":"25","author":"B Vermeulen","year":"2008","unstructured":"Vermeulen B (2008) Functional debug techniques for embedded systems. IEEE Des Test Comput 25(3):208\u2013215","journal-title":"IEEE Des Test Comput"},{"key":"5786_CR44","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_50","volume-title":"Using design-level scan to improve FPGA design observability and controllability for functional verification","author":"T Wheeler","year":"2001","unstructured":"Wheeler T, Graham P, Nelson B, Hutchings B (2001) Using design-level scan to improve FPGA design observability and controllability for functional verification. Springer, Berlin"},{"key":"5786_CR45","unstructured":"Xilinx (2019) Programming and debugging: Vivado design suite user guide, ug973 (v2018.1). retrieved from: \n                    https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html\n                    \n                  , 2018"},{"key":"5786_CR46","unstructured":"Xilinx Inc (2015) Configuration readback capture in ultrascale FPGAs. Application note, XAPP1230"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05786-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05786-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05786-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,26]],"date-time":"2020-03-26T00:23:36Z","timestamp":1585182216000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05786-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,27]]},"references-count":46,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["5786"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05786-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2019,3,27]]},"assertion":[{"value":"9 July 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 March 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}