{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T10:12:36Z","timestamp":1778667156058,"version":"3.51.4"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T00:00:00Z","timestamp":1565740800000},"content-version":"vor","delay-in-days":13,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s10836-019-05813-z","type":"journal-article","created":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T06:02:31Z","timestamp":1565762551000},"page":"425-440","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Test Flow Selection for Stacked Integrated Circuits"],"prefix":"10.1007","volume":"35","author":[{"given":"Breeta","family":"SenGupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitar","family":"Nikolov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Assmitra","family":"Dash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Larsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,14]]},"reference":[{"key":"5813_CR1","doi-asserted-by":"crossref","unstructured":"Agrawal M, Chakrabarty K (2015) Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp 1523\u20131536","DOI":"10.1109\/TCAD.2015.2419227"},{"issue":"2","key":"5813_CR2","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"RM Chou","year":"1997","unstructured":"Chou RM, Saluja KK, Agrawal VD (1997) Scheduling tests for VLSI systems under power constraints. IEEE Trans VLSI Syst 5(2):175\u2013185","journal-title":"IEEE Trans VLSI Syst"},{"key":"5813_CR3","doi-asserted-by":"crossref","unstructured":"Hamdioui S, Taouil M (2011) Yield Improvement and Test Cost Optimization for 3D Stacked ICs. In: Asian Test Symposium (ATS), pp 480\u2013485","DOI":"10.1109\/ATS.2011.88"},{"issue":"1","key":"5813_CR4","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1049\/iet-cdt.2008.0141","volume":"4","author":"M Higgins","year":"2010","unstructured":"Higgins M, MacNamee C, Mullane B (2010) Design and implementation challenges for adoption of the IEEE 1500 standard. IET Comput Digit Techn 4(1):38\u201349","journal-title":"IET Comput Digit Techn"},{"key":"5813_CR5","doi-asserted-by":"crossref","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip. In: Journal of Electronic Testing: Theory and Applications, vol 18, pp 213\u2013230","DOI":"10.1023\/A:1014916913577"},{"issue":"12","key":"5813_CR6","doi-asserted-by":"publisher","first-page":"1619","DOI":"10.1109\/TC.2003.1252857","volume":"52","author":"V Iyengar","year":"2003","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2003) Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip. IEEE Trans Comput 52(12):1619\u20131632","journal-title":"IEEE Trans Comput"},{"issue":"5","key":"5813_CR7","doi-asserted-by":"publisher","first-page":"758","DOI":"10.1109\/TCAD.2004.826560","volume":"23","author":"E Larsson","year":"2004","unstructured":"Larsson E, Arvidsson K, Fujiwara H, Peng Z (2004) Efficient test solutions for core-based designs. IEEE Trans Comput-Aided Des Integr Circ Syst 23(5):758\u2013775","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5813_CR8","unstructured":"Marinissen EJ, Zorian Y (2009) Testing 3D Chips Containing Through-Silicon Vias. In: IEEE International Test Conference (ITC), pp 1\u201311"},{"key":"5813_CR9","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Verbree J, Konijnenburg M (2010) A Structured and Scalable Test Access Architecture for TSV-Based 3D Stacked ICs. In: IEEE VLSI Test Symposium (VTS), pp. 1\u20136","DOI":"10.1109\/VTS.2010.5469556"},{"key":"5813_CR10","unstructured":"Marinissen EJ, McLaurin T, Jiao H (2016) Ieee std p1838: Dft standard-under-development for 2.5d-, 3d-, and 5.5d-sics. in: 2016 21th IEEE european test symposium (ETS), pp 1\u201310"},{"key":"5813_CR11","doi-asserted-by":"crossref","unstructured":"Mullane B, Higgins M, MacNamee C (2008) IEEE 1500 Core wrapper optimization techniques and implementation. In: IEEE International test conference (ITC), no. 29.2, pp 1-10","DOI":"10.1109\/TEST.2008.4700629"},{"key":"5813_CR12","doi-asserted-by":"crossref","unstructured":"SenGupta B, Larsson E (2014) Test Planning and Test Access Mechanism Design for Stacked Chips using ILP. In: IEEE VLSI Test Symposium (VTS), pp 1\u20136","DOI":"10.1109\/VTS.2014.6818764"},{"issue":"1","key":"5813_CR13","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/s10836-011-5244-5","volume":"28","author":"B SenGupta","year":"2012","unstructured":"SenGupta B, Ingelsson U, Larsson E (2012) Scheduling Tests for 3D Stacked Chips under Power Constraints. J Electron Test: Theory Appl (JETTA) 28(1):121\u2013135","journal-title":"J Electron Test: Theory Appl (JETTA)"},{"key":"5813_CR14","doi-asserted-by":"crossref","unstructured":"Taouil M, Hamdioui S (2012) Yield Improvement for 3D Wafer-to-Wafer Stacked Memories. In: Journal of Electronic Testing: Theory and Applications (JETTA), vol 28, pp 523\u2013534","DOI":"10.1007\/s10836-012-5314-3"},{"issue":"5","key":"5813_CR15","doi-asserted-by":"publisher","first-page":"1071","DOI":"10.1109\/TIM.2007.911699","volume":"57","author":"H Yi","year":"2008","unstructured":"Yi H, Song J, Park S (2008) Low-Cost Scan Test for IEEE-1500-Based SoC. IEEE Trans Instrum Measur 57(5):1071\u20131078","journal-title":"IEEE Trans Instrum Measur"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05813-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05813-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05813-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,12]],"date-time":"2020-08-12T23:39:39Z","timestamp":1597275579000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05813-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":15,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["5813"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05813-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8]]},"assertion":[{"value":"22 June 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 May 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 August 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}