{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:22Z","timestamp":1740123622513,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s10836-019-05828-6","type":"journal-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T12:03:41Z","timestamp":1573128221000},"page":"715-727","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Binary Decision Diagram Approach to On-line Testing of Asynchronous Circuits with Dynamic and Static C-elements"],"prefix":"10.1007","volume":"35","author":[{"given":"Pradeep Kumar","family":"Biswal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3020-4154","authenticated-orcid":false,"given":"Santosh","family":"Biswas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,7]]},"reference":[{"issue":"4","key":"5828_CR1","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MIM.2010.5521863","volume":"13","author":"H Al-Asaad","year":"2010","unstructured":"Al-Asaad H (2010) Efficient techniques for reducing error latency in on-line periodic built-in self-test. IEEE Instrum Meas Mag 13(4):28\u201332","journal-title":"IEEE Instrum Meas Mag"},{"issue":"2","key":"5828_CR2","first-page":"561","volume":"3","author":"Y Balasubrahamanyam","year":"2012","unstructured":"Balasubrahamanyam Y, Chowdary G L, Subrahmanyam T J V S (2012) A novel low power pattern generation technique for concurrent BIST architecture. International Journal Computer Technology and Applications 3(2):561\u2013565","journal-title":"International Journal Computer Technology and Applications"},{"issue":"55","key":"5828_CR3","doi-asserted-by":"publisher","first-page":"3130","DOI":"10.1109\/TNS.2008.2006499","volume":"6","author":"A Balasubramanian","year":"2008","unstructured":"Balasubramanian A, Bhuva BL, Massengill LW, Narasimham B, Shuler RL, Loveless TD, Holman WT (2008) A built-in self-test (BIST) technique for single-event testing in digital circuits. IEEE Trans Nucl Sci 6 (55):3130\u20133135","journal-title":"IEEE Trans Nucl Sci"},{"key":"5828_CR4","unstructured":"Biswal P K, Biswas S (2015) Timed discrete event system approach to online testing of asynchronous circuits. In: Mediterranean conference on control and automation (MED), pp 341\u2013348"},{"issue":"3","key":"5828_CR5","doi-asserted-by":"publisher","first-page":"1473","DOI":"10.1016\/j.jestch.2016.04.005","volume":"19","author":"PK Biswal","year":"2016","unstructured":"Biswal P K, Sambho H P, Biswas S (2016) A discrete event system approach to on-line testing of digital circuits with measurement limitation. Engineering Science and Technology, an International Journal, Elsevier 19 (3):1473\u20131487","journal-title":"Engineering Science and Technology, an International Journal, Elsevier"},{"issue":"7","key":"5828_CR6","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1016\/j.mejo.2015.04.005","volume":"46","author":"PK Biswal","year":"2015","unstructured":"Biswal PK, Biswas S (2015) A binary decision diagram based on-line testing of digital vlsi circuits for feedback bridging faults. Microelectron J Elsevier 46(7):598\u2013616","journal-title":"Microelectron J Elsevier"},{"issue":"C","key":"5828_CR7","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1016\/j.mejo.2017.08.002","volume":"67","author":"PK Biswal","year":"2017","unstructured":"Biswal PK, Biswas S (2017) On-line testing of digital vlsi circuits at register transfer level using high level decision diagrams. Microelectron J 67(C):88\u2013100","journal-title":"Microelectron J"},{"issue":"651785","key":"5828_CR8","first-page":"16","volume":"2015","author":"PK Biswas","year":"2015","unstructured":"Biswas PK, Biswal S, Mishra K, Kapoor HK (2015) A discrete event system approach to online testing of speed independent circuits. VLSI Des 2015(651785):16","journal-title":"VLSI Des"},{"issue":"5","key":"5828_CR9","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1007\/s10836-005-1139-7","volume":"21","author":"S Biswas","year":"2005","unstructured":"Biswas S, Mukhopadhyay S, Patra A (2005) A formal approach to on-line monitoring of digital VLSI circuits: theory, design and implementation. J Electron Test, Springer 21(5):503\u2013537","journal-title":"J Electron Test, Springer"},{"key":"5828_CR10","doi-asserted-by":"crossref","unstructured":"Brand D (1993) Verification of large synthesized designs. In: Proceedings of international conference on computer aided design (ICCAD), pp 534\u2013537","DOI":"10.1109\/ICCAD.1993.580110"},{"issue":"3","key":"5828_CR11","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1145\/136035.136043","volume":"24","author":"RE Bryant","year":"1992","unstructured":"Bryant RE (1992) Symbolic boolean manipulation with ordered binary-decision diagrams. ACM Comput Surv 24(3):293\u2013318","journal-title":"ACM Comput Surv"},{"key":"5828_CR12","unstructured":"Bushnell M, Agrawal V (2006) Essentials of electronic testing for digital memory and mixed-signal VLSI circuits, volume 17 Springer Science and Business Media"},{"issue":"10","key":"5828_CR13","doi-asserted-by":"publisher","first-page":"1298","DOI":"10.1109\/TC.2005.158","volume":"54","author":"Y-Y Chen","year":"2005","unstructured":"Chen Y-Y (2005) Concurrent detection of control flow errors by hybrid signature monitoring. IEEE Trans Comput 54(10):1298\u20131313","journal-title":"IEEE Trans Comput"},{"issue":"5","key":"5828_CR14","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1049\/iet-cdt.2012.0111","volume":"7","author":"N Das","year":"2013","unstructured":"Das N, Roy P, Rahaman H (2013) Built-in-self-test technique for diagnosis of delay faults in cluster-based field programmable gate arrays. IET Comput Digit Tech 7(5):210\u2013220","journal-title":"IET Comput Digit Tech"},{"issue":"6","key":"5828_CR15","doi-asserted-by":"publisher","first-page":"1729","DOI":"10.1109\/TIM.2003.818733","volume":"52","author":"P Drineas","year":"2003","unstructured":"Drineas P, SPaRre YM (2003) Selective partial replication for concurrent fault-detection in fsm s. IEEE Trans Instrum Meas 52(6):1729\u20131737","journal-title":"IEEE Trans Instrum Meas"},{"key":"5828_CR16","unstructured":"Fi\u0161er P, Kubal\u00edk P, Kub\u00e1tov\u00e1 H (2008) An efficient multiple-parity generator design for on-line testing on FPGA. In Euromicro conference on digital system design architectures, Methods and tools, pp 96\u201399"},{"key":"5828_CR17","doi-asserted-by":"crossref","unstructured":"Gopal P, Biswas S, Manda C, Bhattacharya BB (2010) A BDD-based approach to design power-aware on-line detectors for digital circuits. In: International SOC conference (SOCC), pp 343\u2013346. IEEE","DOI":"10.1109\/SOCC.2010.5784691"},{"key":"5828_CR18","unstructured":"Hodges DA et al (2005) Analysis and design of digital integrated circuits. In: Deep submicron technology (special Indian Edition). Tata McGraw-Hill Education"},{"issue":"3","key":"5828_CR19","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1016\/0167-9260(95)00012-5","volume":"19","author":"H Hulgaard","year":"1995","unstructured":"Hulgaard H, Burns SM, Borriello G (1995) Testing asynchronous circuits: A survey. Integration, The VLSI journal Elsevier 19(3):111\u2013131","journal-title":"Integration, The VLSI journal Elsevier"},{"key":"5828_CR20","unstructured":"Myers CJ (2004) Asynchronous circuit design. John Wiley and Sons"},{"issue":"1-2","key":"5828_CR21","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1008244815697","volume":"12","author":"M Nicolaidis","year":"1998","unstructured":"Nicolaidis M, Zorian Y (1998) On-line testing for VLSI\u2013 a compendium of approaches. J Electron Test, Springer 12(1-2):7\u201320","journal-title":"J Electron Test, Springer"},{"key":"5828_CR22","doi-asserted-by":"crossref","unstructured":"Perdu P (2010) Life issues, robustness consequences and reliability challenges for very deep sub micron technologies. In: Asia-pacific international symposium on electromagnetic compatibility, pp 1014\u20131019","DOI":"10.1109\/APEMC.2010.5475630"},{"key":"5828_CR23","unstructured":"Petrify: a tool for synthesis of petri nets and asynchronous circuits. \nhttp:\/\/www.cs.upc.edu\/jordicf\/petrify\/\n\n, 1999"},{"key":"5828_CR24","doi-asserted-by":"crossref","unstructured":"Sen B, Das J, Sikdar BK (2012) A DFT methodology targeting online testing of reversible circuit. In: International conference on devices, circuits and systems, pp 689\u2013693","DOI":"10.1109\/ICDCSyst.2012.6188661"},{"key":"5828_CR25","doi-asserted-by":"crossref","unstructured":"Shang D, Bystrov A, Yakovlev A, Koppad D (2005) On-line testing of globally asynchronous circuits. In: International on-line testing symposium, pp 135\u2013140","DOI":"10.1109\/IOLTS.2005.53"},{"key":"5828_CR26","doi-asserted-by":"crossref","unstructured":"Shang D, Yakovlev A, Burnsand F P, Xia F, Bystrov A (2006) Low-cost online testing of asynchronous handshakes. In: European test symposium, pp 225\u2013232","DOI":"10.1109\/ETS.2006.31"},{"key":"5828_CR27","doi-asserted-by":"crossref","unstructured":"Tan L, Tan Y, Xu J (2013) CFEDR Control-flow error detection and recovery using encoded signatures monitoring. In: International symposium on defect and fault tolerance in VLSI and nanotechnology systems, pp 25\u201332","DOI":"10.1109\/DFT.2013.6653578"},{"issue":"7","key":"5828_CR28","doi-asserted-by":"publisher","first-page":"1644","DOI":"10.1109\/TVLSI.2013.2276538","volume":"22","author":"M Trevisan Moreira","year":"2014","unstructured":"Trevisan Moreira M, Gehm Moraes F, Vilar Calazans N L (2014) Beware the dynamic c-element. IEEE Trans Very Large Scale Integr VLSI Syst 22(7):1644\u20131647","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5828_CR29","doi-asserted-by":"crossref","unstructured":"Verdel T, Yiorgos M (2002) Duplication-based concurrent error detection in asynchronous circuits Shortcomings and remedies. In: International symposium on defect and fault-tolerance in VLSI systems, pp 345\u2013353","DOI":"10.1109\/DFTVS.2002.1173531"},{"issue":"8","key":"5828_CR30","doi-asserted-by":"publisher","first-page":"1012","DOI":"10.1109\/TC.2008.49","volume":"57","author":"I Voyiatzis","year":"2008","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D, Halatsis C, Makri F S, Hatzimihail M (2008) An input vector monitoring concurrent BIST architecture based on a precomputed test set. IEEE Trans Comput 57(8):1012\u20131022","journal-title":"IEEE Trans Comput"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05828-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05828-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05828-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,6]],"date-time":"2020-11-06T00:41:27Z","timestamp":1604623287000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05828-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":30,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["5828"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05828-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2019,10]]},"assertion":[{"value":"14 May 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 September 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 November 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}