{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:30Z","timestamp":1740123570763,"version":"3.37.3"},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2019,11,13]],"date-time":"2019-11-13T00:00:00Z","timestamp":1573603200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,11,13]],"date-time":"2019-11-13T00:00:00Z","timestamp":1573603200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1007\/s10836-019-05840-w","type":"journal-article","created":{"date-parts":[[2019,11,13]],"date-time":"2019-11-13T18:02:39Z","timestamp":1573668159000},"page":"779-796","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Fault Localization and Testability Approaches for FPGA Fabric Aware Canonic Signed Digit Recoding Implementations"],"prefix":"10.1007","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4338-6404","authenticated-orcid":false,"given":"Ayan","family":"Palchaudhuri","sequence":"first","affiliation":[]},{"given":"Anindya Sundar","family":"Dhar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,13]]},"reference":[{"key":"5840_CR1","unstructured":"Parhi KK (2007) VLSI digital signal processing systems: design and implementation. Wiley India Pvt. Limited"},{"issue":"1","key":"5840_CR2","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1049\/el.2010.3055","volume":"47","author":"M Faust","year":"2011","unstructured":"Faust M, Gustafsson O, Chang CH (2011) Fast and VLSI efficient binary-to-CSD encoder using bypass signal. Electron Lett 47(1):18\u201320","journal-title":"Electron Lett"},{"issue":"9","key":"5840_CR3","doi-asserted-by":"publisher","first-page":"1090","DOI":"10.1016\/j.mejo.2011.06.006","volume":"42","author":"GA Ruiz","year":"2011","unstructured":"Ruiz GA, Granda M (2011) Efficient canonic signed digit recoding. Microelectron J 42(9):1090\u20131097","journal-title":"Microelectron J"},{"issue":"6","key":"5840_CR4","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1049\/el:19950334","volume":"31","author":"A Herrfeld","year":"1995","unstructured":"Herrfeld A, Hentschke S (1995) Look-ahead circuit for CSD-code carry determination. Electron Lett 31 (6):434\u2013435","journal-title":"Electron Lett"},{"issue":"22","key":"5840_CR5","doi-asserted-by":"publisher","first-page":"2063","DOI":"10.1049\/el:19961402","volume":"32","author":"K\u00c7 Ko\u00e7","year":"1996","unstructured":"Ko\u00e7 K\u00c7 (1996) Parallel canonical recoding. Electron Lett 32(22):2063\u20132065","journal-title":"Electron Lett"},{"key":"5840_CR6","unstructured":"He Y, Zhang Z, Ma B, Li J, Zhen S, Luo P, Li Q (2015) A fast and energy efficient binary-topseudo CSD converter. In: Proc. IEEE international symposium on circuits and systems (ISCAS), pp 838\u2013841"},{"key":"5840_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1016\/j.mejo.2016.09.001","volume":"57","author":"Y Tanaka","year":"2016","unstructured":"Tanaka Y (2016) Efficient signed-digit-to-canonical-signed-digit recoding circuits. Microelectron J 57:21\u201325","journal-title":"Microelectron J"},{"key":"5840_CR8","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Dhar AS (2018) High speed FPGA fabric aware CSD recoding with run-time support for fault localization. In: Proc. 31st international conference on VLSI design (VLSID), pp 186\u2013191","DOI":"10.1109\/VLSID.2018.60"},{"issue":"4","key":"5840_CR9","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1007\/s10836-017-5671-z","volume":"33","author":"A Palchaudhuri","year":"2017","unstructured":"Palchaudhuri A, Dhar AS (2017) Built-in fault localization circuitry for high performance FPGA based implementations. J Electron Test 33(4):529\u2013537","journal-title":"J Electron Test"},{"key":"5840_CR10","doi-asserted-by":"crossref","unstructured":"Naouss M, Marc F (2016) Modelling delay degradation due to NBTI in FPGA look-up tables. In: Proc. 26th international conference on field programmable logic and applications (FPL), pp 1\u20134","DOI":"10.1109\/FPL.2016.7577328"},{"key":"5840_CR11","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1016\/j.microrel.2016.07.048","volume":"64","author":"M Naouss","year":"2016","unstructured":"Naouss M, Marc F (2016) FPGA LUT delay degradation due to HCI: experiment and simulation result. Microelectron Reliab 64:31\u201335","journal-title":"Microelectron Reliab"},{"key":"5840_CR12","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Dhar AS (2017) Redundant arithmetic based high speed carry free hybrid adders with built-in scan chain on FPGAs. In: Proc. 24th IEEE international conference on high performance computing (HiPC), pp 104\u2013113","DOI":"10.1109\/HiPC.2017.00021"},{"key":"5840_CR13","doi-asserted-by":"crossref","unstructured":"Basha BC, Pillement S, Piestrak SJ (2015) Fault-aware configurable logic block for reliable reconfigurable FPGAs. In: Proc. IEEE international symposium on circuits and systems, pp 2732\u20132735","DOI":"10.1109\/ISCAS.2015.7169251"},{"key":"5840_CR14","doi-asserted-by":"crossref","unstructured":"Rao PMB, Amouri A, Kiamehr S, Tahoori MB (2013) Altering LUT configuration for wear-out mitigation of FPGA-mapped designs. In: Proc. 23rd international conference on field programmable logic and applications, pp 1\u20138","DOI":"10.1109\/FPL.2013.6645497"},{"key":"5840_CR15","doi-asserted-by":"crossref","unstructured":"Raik J, Rannaste A, Jenihhin M, Villukas T, Ubar R, Fujiwara H (2011) Constraint-based hierarchical untestability identification for synchronous sequential circuits. In: Proc. 16th IEEE european test symposium (ETS), pp 147\u2013152","DOI":"10.1109\/ETS.2011.38"},{"key":"5840_CR16","doi-asserted-by":"crossref","unstructured":"Raik J, Ubar R, Krivenko A, Kruus M (2007) Hierarchical identification of untestable faults in sequential circuits. In: Proc. 10th euromicro conference on digital system design architectures, methods and tools (DSD), pp 668\u2013671","DOI":"10.1109\/DSD.2007.4341539"},{"key":"5840_CR17","doi-asserted-by":"crossref","unstructured":"Raik J, Fujiwara H, Ubar R, Krivenko A (2008) Untestable fault identification in sequential circuits using model-checking. In: Proc. 17th asian test symposium (ATS), pp 21\u201326","DOI":"10.1109\/ATS.2008.22"},{"key":"5840_CR18","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1016\/j.vlsi.2016.03.004","volume":"55","author":"C Bernardeschi","year":"2016","unstructured":"Bernardeschi C, Cassano L, Domenici A, Sterpone L (2016) Ua2TPG: an untestability analyzer and test pattern generator for SEUsin the configuration memory of SRAM-based FPGAs. Integration the VLSI Journal 55:85\u201397","journal-title":"Integration the VLSI Journal"},{"key":"5840_CR19","doi-asserted-by":"crossref","unstructured":"Bernardeschi C, Cassano L, Domenici A, Sterpone L (2013) Unexcitability analysis of SEUs affecting the routing structure of SRAM-based FPGAs. In: Proc. 23rd ACM international conference on great lakes symposium on VLSI (GLSVLSI), pp 7\u201312","DOI":"10.1145\/2483028.2483050"},{"key":"5840_CR20","doi-asserted-by":"crossref","unstructured":"Bernardeschi C, Cassano L, Domenici A, Sterpone L (2012) SEU-X: a SEU un-excitability prover for SRAM-FPGAs. In: Proc. 18th IEEE international on-line testing symposium (IOLTS), pp 25\u201330","DOI":"10.1109\/IOLTS.2012.6313836"},{"key":"5840_CR21","unstructured":"Tiwari A, Tomko KA (2003) Scan-chain based watch-points for efficient run-time debugging and verification of FPGA designs. In: Proc. 8th Asia and South Pacific design automation conference (ASP-DAC), pp 705\u2013711"},{"issue":"2","key":"5840_CR22","first-page":"32:1\u201432:22","volume":"20","author":"A Gupte","year":"2015","unstructured":"Gupte A, Vyas S, Jones PH (2015) A fault-aware toolchain approach for FPGA fault tolerance. ACM Trans Design Automation Electron Syst 20(2):32:1\u201432:22","journal-title":"ACM Trans Design Automation Electron Syst"},{"key":"5840_CR23","doi-asserted-by":"crossref","unstructured":"Modi H, Athanas P (2015) In-system testing of Xilinx 7-series FPGAs: part 1-logic. In: Proc. IEEE international conference for military communications, pp 477\u2013482","DOI":"10.1109\/MILCOM.2015.7357488"},{"key":"5840_CR24","unstructured":"Devlin BS, Camarota RC (2017) Circuit for and method of implementing a scan chain in programmable resources of an integrated circuit. United States Patent Application Publication Patent 20 170 373 692"},{"issue":"3\u20134","key":"5840_CR25","first-page":"217","volume":"12","author":"A Palchaudhuri","year":"2017","unstructured":"Palchaudhuri A, Amresh AA, Dhar AS (2017) Efficient automated implementation of testable cellular automata based pseudorandom generator circuits on FPGAs. J Cell Autom 12(3\u20134):217\u2013247","journal-title":"J Cell Autom"},{"key":"5840_CR26","unstructured":"Nazar GL, Carro L (2012) Fast error detection through efficient use of hardwired resources in FPGAs. In: Proc. 17th IEEE European test symposium, pp 1\u20136"},{"key":"5840_CR27","doi-asserted-by":"crossref","unstructured":"Kyriakoulakos K, Pnevmatikatos D (2009) A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support. In: Proc. 19th international conference on field programmable logic and applications, pp 193\u2013198","DOI":"10.1109\/FPL.2009.5272319"},{"key":"5840_CR28","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Dhar AS (2016) Efficient implementation of scan register insertion on integer arithmetic cores for FPGAs. In: Proc. 29th international conference on VLSI design, pp 433\u2013438","DOI":"10.1109\/VLSID.2016.61"},{"issue":"5","key":"5840_CR29","doi-asserted-by":"publisher","first-page":"1391","DOI":"10.1109\/TIM.2003.818545","volume":"52","author":"PK Lala","year":"2003","unstructured":"Lala PK, Burress AL (2003) Self-checking logic design for FPGA implementation. IEEE Trans Instrum Meas 52(5):1391\u20131398","journal-title":"IEEE Trans Instrum Meas"},{"key":"5840_CR30","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1016\/j.jpdc.2019.03.021","volume":"130","author":"A Palchaudhuri","year":"2019","unstructured":"Palchaudhuri A, Dhar AS (2019) Design and automation of VLSI architectures for bidirectional scan based fault localization approach in FPGA fabric aware cellular automata topologies. J Parallel Distributed Comput 130:110\u2013125","journal-title":"J Parallel Distributed Comput"},{"key":"5840_CR31","doi-asserted-by":"crossref","unstructured":"Ehliar A (2010) Optimizing Xilinx designs through primitive instantiation. In: Proc. 7th FPGAworld conference, pp 20\u201327","DOI":"10.1145\/1975482.1975484"},{"key":"5840_CR32","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Chakraborty RS (2016) High performance integer arithmetic circuit design on FPGA: architecture, implementation and design automation. Springer, India","DOI":"10.1007\/978-81-322-2520-1"},{"key":"5840_CR33","unstructured":"Xilinx Inc. (2016) 7 series FPGAs configurable logic block user guide UG474 (v1.8). [Online]. Available: https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf"},{"key":"5840_CR34","doi-asserted-by":"crossref","unstructured":"Verma AK, Brisk P, Ienne P (2009) Challenges in automatic optimization of arithmetic circuits. In: Proc. 19th IEEE symposium on computer arithmetic, pp 213\u2013218","DOI":"10.1109\/ARITH.2009.39"},{"key":"5840_CR35","doi-asserted-by":"crossref","unstructured":"Kumm M, Abbas S, Zipf P (2015) An efficient softcore multiplier architecture for Xilinx FPGAs. In: Proc. 22nd IEEE symposium on computer arithmetic, pp 18\u201325","DOI":"10.1109\/ARITH.2015.17"},{"key":"5840_CR36","doi-asserted-by":"crossref","unstructured":"Kumm M, Kleinlein M, Zipf P (2016) Efficient sum of absolute difference computation on FPGAs. In: Proc. 26th international Conference on Field Programmable Logic and Applications (FPL), pp 1\u20134","DOI":"10.1109\/FPL.2016.7577374"},{"key":"5840_CR37","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Dhar AS (2019) VLSI architectures for Jacobi symbol computation. In: Proc. 32nd international conference on VLSI design, pp 335\u2013340","DOI":"10.1109\/VLSID.2019.00076"},{"key":"5840_CR38","doi-asserted-by":"crossref","unstructured":"Zicari P, Perri S (2010) A fast carry chain adder for Virtex-5 FPGAs. In: Proc. 15th IEEE mediterranean electrotechnical conference (MELECON), pp 304\u2013308","DOI":"10.1109\/MELCON.2010.5476275"},{"key":"5840_CR39","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Dhar AS (2016) High performance bit-sliced pipelined comparator tree for FPGAs. In: Proc. 20th international symposium on VLSI design and test (VDAT), pp 1\u20136","DOI":"10.1109\/ISVDAT.2016.8064843"},{"key":"5840_CR40","unstructured":"K\u00e4llstr\u00f6m P, Gustafsson O (2016) Fast and area efficient adder for wide data in recent Xilinx FPGAs. In: Proc. 26th international conference on field programmable logic and applications (FPL), pp 1\u20134"},{"key":"5840_CR41","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1007\/978-3-319-78890-6_43","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"Ayan Palchaudhuri","year":"2018","unstructured":"Palchaudhuri A, Dhar AS (2018) Fast carry chain based architectures for two\u2019s complement to CSD recoding on FPGAs. In: Proc. 14th international symposium on applied reconfigurable computing (ARC), pp 537\u2013550"},{"issue":"1","key":"5840_CR42","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/4.109563","volume":"27","author":"SM Ye","year":"1992","unstructured":"Ye SM, Laih CS, Chen CH, Lee JY (1992) An efficient redundant-binary number to binary number converter. IEEE Journal of Solid-State Circuits 27(1):109\u2013112","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"14","key":"5840_CR43","doi-asserted-by":"publisher","first-page":"1132","DOI":"10.1049\/el:19950791","volume":"31","author":"A Herrfeld","year":"1995","unstructured":"Herrfeld A, Hentschke S (1995) Conversion of redundant binary into two\u2019s complement representations. Electron Lett 31(14):1132\u20131133","journal-title":"Electron Lett"},{"key":"5840_CR44","unstructured":"Wang G, Tull MP (2004) A new redundant binary number to 2\u2019s-complement number converter. In: Proc. region 5 conference: annual technical and leadership workshop, pp 141\u2013143"},{"issue":"1","key":"5840_CR45","first-page":"336","volume":"55","author":"Y He","year":"2008","unstructured":"He Y, Chang CH (2008) A Power-Delay efficient hybrid carry-lookahead\/carry-select based redundant binary to two\u2019s complement converter. IEEE Trans on Circ Sys I 55(1):336\u2013346","journal-title":"IEEE Trans on Circ Sys I"},{"issue":"3","key":"5840_CR46","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s11265-009-0392-x","volume":"59","author":"SK Sahoo","year":"2010","unstructured":"Sahoo SK, Gupta A, Asati AR, Shekhar C (2010) A novel redundant binary number to natural binary number converter. J Signal Process Sys 59(3):297\u2013307","journal-title":"J Signal Process Sys"},{"issue":"9","key":"5840_CR47","first-page":"1","volume":"26","author":"RK Barik","year":"2017","unstructured":"Barik RK, Pradhan M, Panda R (2017) Efficient conversion technique from redundant binary to nonredundant binary representation. J Circ Sys Comput 26(9):1\u20138","journal-title":"J Circ Sys Comput"},{"key":"5840_CR48","doi-asserted-by":"crossref","unstructured":"Palchaudhuri A, Dhar AS (2018) Redundant binary to two\u2019s complement converter on FPGAs through fabric aware scan based encoding approach for fault localization support. In: Proc. IEEE international parallel and distributed processing symposium (IPDPS) workshops, pp 218\u2013221","DOI":"10.1109\/IPDPSW.2018.00042"},{"key":"5840_CR49","doi-asserted-by":"crossref","unstructured":"Saposhnikov VV, Saposhnikov VV, Dmitriev A, Goessel M (1998) Self-dual duplication for error detection. In: Proc. seventh asian test symposium, pp 296\u2013300","DOI":"10.1109\/ATS.1998.741628"},{"issue":"12","key":"5840_CR50","doi-asserted-by":"publisher","first-page":"1365","DOI":"10.1109\/12.338096","volume":"43","author":"AD Friedman","year":"1994","unstructured":"Friedman AD (1994) A functional approach to efficient fault detection in iterative logic arrays. IEEE Transcations on Computers 43(12):1365\u20131375","journal-title":"IEEE Transcations on Computers"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05840-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05840-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05840-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,12]],"date-time":"2020-11-12T00:40:11Z","timestamp":1605141611000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05840-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,13]]},"references-count":50,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,12]]}},"alternative-id":["5840"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05840-w","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2019,11,13]]},"assertion":[{"value":"23 January 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 October 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}