{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T10:12:36Z","timestamp":1778667156934,"version":"3.51.4"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1814928"],"award-info":[{"award-number":["CCF-1814928"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1007\/s10836-019-05845-5","type":"journal-article","created":{"date-parts":[[2019,12,30]],"date-time":"2019-12-30T09:02:33Z","timestamp":1577696553000},"page":"887-900","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Repurposing FPGAs for Tester Design to Enhance Field-Testing in a 3D Stack"],"prefix":"10.1007","volume":"35","author":[{"given":"Yi","family":"Sun","sequence":"first","affiliation":[]},{"given":"Fanchen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Kundan","family":"Nepal","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[]},{"given":"Theodore","family":"Manikas","sequence":"additional","affiliation":[]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,30]]},"reference":[{"key":"5845_CR1","doi-asserted-by":"publisher","unstructured":"Agrawal M, Chakrabarty K (2013) Test-cost optimization and test-flow selection for 3d-stacked ics. In: Proc IEEE 31st VLSI Test Symposium (VTS), pp 1\u20136. https:\/\/doi.org\/10.1109\/VTS.2013.6548941","DOI":"10.1109\/VTS.2013.6548941"},{"key":"5845_CR2","doi-asserted-by":"publisher","unstructured":"Aleksejev I, Devadze S, Jutman A, Shibin K (2015) Virtual reconfigurable scan-chains on fpgas for optimized board test. In: Proc 16th Latin-american Test Symposium (LATS), pp 1\u20136. https:\/\/doi.org\/10.1109\/LATW.2015.7102411","DOI":"10.1109\/LATW.2015.7102411"},{"key":"5845_CR3","unstructured":"Alfke P (1996) Efficient shift registers, LFSR counters, and long pseudorandom sequence generators. Tech. rep., Xilinx. https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp052.pdf\/"},{"key":"5845_CR4","doi-asserted-by":"publisher","unstructured":"Chakravadhanula K, Chickermane V, Cunningham P, Foutz B, Meehl D, Milano L, Papameletis C, Scott D, Wilcox S (2017) Advancing test compression to the physical dimension. In: Proc IEEE International Test Conference (ITC), pp 1\u201310. https:\/\/doi.org\/10.1109\/TEST.2017.8242035","DOI":"10.1109\/TEST.2017.8242035"},{"key":"5845_CR5","doi-asserted-by":"publisher","unstructured":"Chandra A, Kapur R (2008) Bounded adjacent fill for low capture power scan testing. In: Proc 26th IEEE VLSI Test Symposium (VTS), pp 131\u2013138. https:\/\/doi.org\/10.1109\/VTS.2008.47","DOI":"10.1109\/VTS.2008.47"},{"key":"5845_CR6","doi-asserted-by":"publisher","unstructured":"Chaware R, Nagarajan K, Ramalingam S (2012) Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer. In: Proc IEEE 62nd Electronic Components and Technology Conference, pp 279\u2013283. https:\/\/doi.org\/10.1109\/ECTC.2012.6248841","DOI":"10.1109\/ECTC.2012.6248841"},{"key":"5845_CR7","first-page":"55","volume-title":"Lecture Notes in Computer Science","author":"Christopher Claus","year":"2010","unstructured":"Claus C, Ahmed R, Altenried F, Stechele W (2010) Towards rapid dynamic partial reconfiguration in video-based driver assistance systems. In: Sirisuk P, Morgan F, El-Ghazawi T, Amano H (eds) Reconfigurable Computing: Architectures, Tools and Applications. Springer, Berlin, pp 55\u201367"},{"issue":"5","key":"5845_CR8","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MDAT.2013.2278531","volume":"30","author":"AL Crouch","year":"2013","unstructured":"Crouch AL, Potter JC, Khoche A, Dworak J (2013) Fpga-based embedded tester with a p1687 command, control, and observe-system. IEEE Des Test 30(5):6\u201314. https:\/\/doi.org\/10.1109\/MDAT.2013.2278531","journal-title":"IEEE Des Test"},{"key":"5845_CR9","doi-asserted-by":"publisher","unstructured":"Debany WH, Gorniak MJ, Daskiewich DE, Macera AR, Kwiat KA, Dussault HB (1992) Empirical bounds on fault coverage loss due to LFSR aliasing. In: Proc IEEE VLSI Test Symposium, pp 143\u2013148. https:\/\/doi.org\/10.1109\/VTEST.1992.232739","DOI":"10.1109\/VTEST.1992.232739"},{"key":"5845_CR10","doi-asserted-by":"publisher","unstructured":"Deutsch S, Keller B, Chickermane V, Mukherjee S, Sood N, Goel SK, Chen J, Mehta A, Lee F, Marinissen EJ (2012) Dft architecture and ATPG for interconnect tests of JEDEC wide-I\/O memory-on-logic die stacks. In: Proc IEEE International Test Conference (ITC), pp 1\u201310. https:\/\/doi.org\/10.1109\/TEST.2012.6401569","DOI":"10.1109\/TEST.2012.6401569"},{"key":"5845_CR11","doi-asserted-by":"publisher","unstructured":"Devadze S, Jutman A, Aleksejev I, Ubar R (2009) Fast extended test access via JTAG and FPGAs. In: Proc International Test Conference, pp 1\u20137. https:\/\/doi.org\/10.1109\/TEST.2009.5355668","DOI":"10.1109\/TEST.2009.5355668"},{"key":"5845_CR12","unstructured":"Dorsey P (2010) White paper: Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity, bandwidth, and power efficiency. Tech. rep., Xilinx"},{"key":"5845_CR13","doi-asserted-by":"publisher","unstructured":"Fkih Y, Vivet P, Rouzeyre B, Flottes M, Di Natale G (2013) A JTAG based 3D DfT architecture using automatic die detection. In: Proc 9th Conference on ph.d. Research in Microelectronics and Electronics (PRIME), pp 341\u2013344. https:\/\/doi.org\/10.1109\/PRIME.2013.6603184","DOI":"10.1109\/PRIME.2013.6603184"},{"key":"5845_CR14","doi-asserted-by":"publisher","unstructured":"Lau JH, Yue TG (2009) Thermal management of 3D IC integration with TSV (through silicon via). In: Proc 59th Electronic Components and Technology Conference, pp 635\u2013640. https:\/\/doi.org\/10.1109\/ECTC.2009.5074080","DOI":"10.1109\/ECTC.2009.5074080"},{"key":"5845_CR15","doi-asserted-by":"publisher","unstructured":"Loeblein M, Tsang SH, Han Y, Zhang X, Teo EHT (2016) Heat dissipation enhancement of 2.5D package with 3D graphene and 3D boron nitride networks as thermal interface material (TIM). In: Proc 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp 707\u2013713. https:\/\/doi.org\/10.1109\/ECTC.2016.85","DOI":"10.1109\/ECTC.2016.85"},{"issue":"6","key":"5845_CR16","doi-asserted-by":"publisher","first-page":"1432","DOI":"10.1109\/TCSI.2016.2647322","volume":"64","author":"PDS Manoj","year":"2017","unstructured":"Manoj PDS, Lin J, Zhu S, Yin Y, Liu X, Huang X, Song C, Zhang W, Yan M, Yu Z, Yu H (2017) A scalable network-on-chip microprocessor with 2.5d integrated memory and accelerator. IEEE Trans Circuits Syst I, Reg Papers 64(6):1432\u20131443. https:\/\/doi.org\/10.1109\/TCSI.2016.2647322","journal-title":"IEEE Trans Circuits Syst I, Reg Papers"},{"key":"5845_CR17","doi-asserted-by":"publisher","unstructured":"Mitra S, Kim KS (2002) X-compact: an efficient response compaction technique for test cost reduction. In: Proc International Test Conference (ITC), pp 311\u2013320. https:\/\/doi.org\/10.1109\/TEST.2002.1041774","DOI":"10.1109\/TEST.2002.1041774"},{"key":"5845_CR18","doi-asserted-by":"publisher","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N, Thompson R, Tsai K-h, Hertwig A, Tamarapalli N, Mrugalski G, Eide G, Qian J (2002) Embedded deterministic test for low cost manufacturing test. In: Proc International Test Conference (ITC), pp 301\u2013310. https:\/\/doi.org\/10.1109\/TEST.2002.1041773","DOI":"10.1109\/TEST.2002.1041773"},{"key":"5845_CR19","doi-asserted-by":"publisher","unstructured":"Roy SK, Ghosh P, Rahaman H, Giri C (2014) Session based core test scheduling for 3D SOCs. In: Proc IEEE Computer Society Annual Symposium on VLSI, pp 196\u2013201. https:\/\/doi.org\/10.1109\/ISVLSI.2014.61","DOI":"10.1109\/ISVLSI.2014.61"},{"key":"5845_CR20","unstructured":"Sperling E Is the 2.5D supply chain ready? Semiconductor Engineering https:\/\/semiengineering.com\/is-the-stacked-die-supply-chain-ready\/ Accessed: 2019-11-26"},{"key":"5845_CR21","doi-asserted-by":"crossref","unstructured":"Sperling E Thinking outside the chip. Semiconductor Engineering https:\/\/semiengineering.com\/thinking-outside-the-chip\/ Accessed: 2019-11-26","DOI":"10.1201\/9780429025365-2"},{"issue":"1","key":"5845_CR22","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1109\/TCSI.2014.2354752","volume":"62","author":"C Wang","year":"2015","unstructured":"Wang C, Zhou J, Weerasekera R, Zhao B, Liu X, Royannez P, Je M (2015) Bist methodology, architecture and circuits for pre-bond tsv testing in 3d stacking ic systems. IEEE Trans Circuits Syst I, Reg Papers 62(1):139\u2013148. https:\/\/doi.org\/10.1109\/TCSI.2014.2354752","journal-title":"IEEE Trans Circuits Syst I, Reg Papers"},{"issue":"2","key":"5845_CR23","doi-asserted-by":"publisher","first-page":"9:1","DOI":"10.1145\/1543438.1543442","volume":"5","author":"X Wu","year":"2009","unstructured":"Wu X, Falkenstern P, Chakrabarty K, Xie Y (2009) Scan-chain design and optimization for three-dimensional integrated circuits. J Emerg Technol Comput Syst 5(2):9:1\u20139:26. https:\/\/doi.org\/10.1145\/1543438.1543442","journal-title":"J Emerg Technol Comput Syst"},{"issue":"3","key":"5845_CR24","first-page":"16","volume":"17","author":"J Xie","year":"2013","unstructured":"Xie J, Patterson D (2013) Realizing 3D IC integration with face-to-face stacking. Chip Scale Review 17 (3):16\u201319","journal-title":"Chip Scale Review"},{"key":"5845_CR25","unstructured":"Xilinx: 3D ICs. https:\/\/www.xilinx.com\/products\/silicon-devices\/3dic.html. Accessed: 2019-07-27"},{"key":"5845_CR26","unstructured":"Xilinx: UG 474: 7 series FPGAs configurable logic block user guide. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf. Accessed: 2019-06-17"},{"key":"5845_CR27","doi-asserted-by":"publisher","unstructured":"Zhang F, Sun Y, Shen X, Nepal K, Dworak J, Manikas T, Gui P, Bahar RI, Crouch A, Potter J (2016) Using existing reconfigurable logic in 3D die stacks for test. In: Proc IEEE 25th North Atlantic Test Workshop (NATW), pp 46\u201352. https:\/\/doi.org\/10.1109\/NATW.2016.15","DOI":"10.1109\/NATW.2016.15"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05845-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-019-05845-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-019-05845-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,29]],"date-time":"2020-12-29T00:12:29Z","timestamp":1609200749000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-019-05845-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":27,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,12]]}},"alternative-id":["5845"],"URL":"https:\/\/doi.org\/10.1007\/s10836-019-05845-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12]]},"assertion":[{"value":"13 September 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 December 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 December 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}