{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T16:30:16Z","timestamp":1747153816247,"version":"3.40.5"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1007\/s10836-020-05872-7","type":"journal-article","created":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T07:02:57Z","timestamp":1586242977000},"page":"239-253","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Co-Optimization of Test Wrapper Length and TSV for TSV Based 3D SOCs"],"prefix":"10.1007","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5115-5350","authenticated-orcid":false,"given":"Tanusree","family":"Kaibartta","sequence":"first","affiliation":[]},{"given":"G. P.","family":"Biswas","sequence":"additional","affiliation":[]},{"given":"Debesh Kumar","family":"Das","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,4,7]]},"reference":[{"key":"5872_CR1","doi-asserted-by":"crossref","unstructured":"Cheng Y, Zhang L, Han Y, Liu J, Li X (2011) Wrapper chain design for testing TSVs minimization in circuit-partitioned 3D SoC. In: Proc of IEEE Asian test symposium (ATS), pp 181\u2013186","DOI":"10.1109\/ATS.2011.40"},{"key":"5872_CR2","volume-title":"Computers and Intractability - A guide to the theory of NP-completeness W.H","author":"MR Garey","year":"1979","unstructured":"Garey M R, Johnson D S (1979) Computers and Intractability - A guide to the theory of NP-completeness W.H. Freeman and Company, San Francisco"},{"key":"5872_CR3","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1145\/944027.944029","volume":"8","author":"SK Goel","year":"2003","unstructured":"Goel SK, Marinissen EJ (2003) SOC Test architecture design for efficient utilization of test bandwidth. ACM Trans Des Autom Electron Syst 8:399\u2013429","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"5872_CR4","unstructured":"Harutal T, Nakajima T, Hashizume J et al (2017) 4.6 a 1\/2.3in 20Mpixel 3-layer stacked CMOS image sensor with DRAM. In: Proc of IEEE international solid-state circuits conference (ISSCC), San Francisco, CA, pp 76\u201377"},{"key":"5872_CR5","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen E J (2002) Test wrapper and test access mechanism co-optimization for System-on-Chip. Journal of Electronic Testing: Theory and Applications (JETTA) 18:213\u2013230","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"5872_CR6","unstructured":"Jiangs L, Xu Q, Chakrabarty K, Mak MT (2009) Layout-driven test-architecture design and optmization for 3D SoCs under pre-bond test-pin-count constraint. In: Proc. of IEEE\/ACM international conference on computer-aided design-digest of technical papers, pp 191\u2013196"},{"key":"5872_CR7","doi-asserted-by":"crossref","unstructured":"Kaibartta T, Das DK (2019) Optimization of test wrapper length for TSV based 3D SOCs using a heuristic approach. In: Proc. of VLSI design and test (VDAT), pp 310\u2013321","DOI":"10.1007\/978-981-13-5950-7_27"},{"key":"5872_CR8","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1049\/iet-cdt.2018.5079","volume":"13","author":"T Kaibartta","year":"2019","unstructured":"Kaibartta T, Giri C, Rahaman H, Das D K (2019) Apprach of genetic algorithm for power-aware testing of 3D IC. IET Computers & Digital Techniques 13:383\u2013396","journal-title":"IET Computers & Digital Techniques"},{"key":"5872_CR9","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1109\/JSSC.2011.2164731","volume":"47","author":"J-S Kim","year":"2012","unstructured":"Kim J-S, et al. (2012) A 1.2 V 12.8 GB\/s 2 GB mobile wide-I\/O DRAM with 4 128 I\/Os using TSV based stacking. IEEE J Solid-State Circuits 47:107\u2013116","journal-title":"IEEE J Solid-State Circuits"},{"key":"5872_CR10","doi-asserted-by":"crossref","unstructured":"Klumpp A, Ramm P, Wieland R (2010) 3D-integration of silicon devices: A key technology for sophisticated products. In: Proc of design, automation & test europe conference & exhibition (DATE), Dresden, Germany, pp 1678\u20131683","DOI":"10.1109\/DATE.2010.5457085"},{"key":"5872_CR11","doi-asserted-by":"crossref","unstructured":"Loi I, Mitra S, Lee TH, Fujita S, Benini L (2008) A low-overhead fault tolerance scheme for TSV-based 3D network on chip links. In: Proc of 2008 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 598\u2013602","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"5872_CR12","doi-asserted-by":"publisher","first-page":"1593","DOI":"10.1109\/TCAD.2017.2666604","volume":"36","author":"T Lu","year":"2017","unstructured":"Lu T, Serafy C, Yang Z, et al. (2017) TSV-Based 3-D ICs: design methods and tools. IEEE Trans Comput-Aided Des Integr Circuits Syst (TCAD) 36:1593\u20131619","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst (TCAD)"},{"key":"5872_CR13","doi-asserted-by":"publisher","first-page":"3129","DOI":"10.1109\/TVLSI.2014.2384042","volume":"23","author":"T Lu","year":"2015","unstructured":"Lu T, Srivastava A (2015) Modeling and layout optimization for tapered TSVs. IEEE Transaction on Very Large Scale Integration (TVLSI) systems 23:3129\u20133132","journal-title":"IEEE Transaction on Very Large Scale Integration (TVLSI) systems"},{"key":"5872_CR14","doi-asserted-by":"crossref","unstructured":"Noia B, Chakrabarty K (2011) Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips, vol 5, pp 186\u2013197","DOI":"10.1049\/iet-cdt.2009.0111"},{"key":"5872_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s10836-011-5233-8","volume":"28","author":"B Noia","year":"2012","unstructured":"Noia B, Chakrabarty K, Marinissen E J (2012) Optimizing method for Post-Bond Testing of 3D Stacked ICs. Journal of Electronic Testing: Theory and Applications (JETTA) 28:1\u201318","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"5872_CR16","doi-asserted-by":"crossref","unstructured":"Noia B, Chakrabarty K, Xie Y (2009) Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs. In: Proc of the IEEE international conference on computer design (ICCD), pp 70\u201377","DOI":"10.1109\/ICCD.2009.5413172"},{"key":"5872_CR17","doi-asserted-by":"crossref","unstructured":"Pawlowski J T (2011) Hybrid memory cube (HMC). In: Proc of IEEE hot chips 23 Symposium (HCS), Stanford, CA, USA, pp 1\u201324","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"5872_CR18","doi-asserted-by":"crossref","unstructured":"Raj N, SenGupta I (2018) Balanced wrapper design to test the embedded core partitioned into multiple layer for 3d SOC targeting power and number of TSVs. In: Proc of the international conference on microelectronics, computing & communication systems, pp 117\u2013125","DOI":"10.1007\/978-981-10-5565-2_10"},{"key":"5872_CR19","doi-asserted-by":"crossref","unstructured":"Roy S K, Giri C, Rahaman H (2016) Optimization of test wrapper for TSV based 3D SOCs, vol 32, pp 511\u2013529","DOI":"10.1007\/s10836-016-5610-4"},{"key":"5872_CR20","doi-asserted-by":"publisher","first-page":"1742","DOI":"10.1109\/TVLSI.2019.2908087","volume":"27","author":"D Saha","year":"2019","unstructured":"Saha D, Sur-Kolay S (2019) Guided GA-based Multiobjective Optimization of Placement and Assignment of TSvs in 3d-ICs. IEEE Tranasaction on Very Large Scale Integration (VLSI)Systems 27:1742\u20131750","journal-title":"IEEE Tranasaction on Very Large Scale Integration (VLSI)Systems"},{"key":"5872_CR21","unstructured":"Samsung: \u2019Samsung starts mass producing industry\u2019s first 3D TSV technology based DDR4 modules for enterprise servers\u2019. August 2014. Available at http:\/\/www.samsung.com\/semiconductor\/about-us\/news\/13602"},{"key":"5872_CR22","unstructured":"Wang L-T, Wu C-W, Xioquing W (2006) VLSI Test principles and architectures: Design for testability. Morgan Kaufmann Inc, pp 587\u2013588"},{"key":"5872_CR23","doi-asserted-by":"crossref","unstructured":"Wu Y, Huang S (2018) TSV-aware 3D test wrapper chain optimization. In: Proc of international symposium on VLSI design, automation and test (VLSI-DAT), Hsinchu, pp 1\u20134","DOI":"10.1109\/VLSI-DAT.2018.8373262"},{"key":"5872_CR24","unstructured":"Wu T-T, Huang WH, Yang C, et al. (2015) Sub-50 nm monolithic 3d IC with low-power CMOS inverter and 6t SRAM. In: Proc of international symposium on VLSI technology, systems and applications (VLSI-TSA), Hsinchu, Taiwan, pp 1\u20132"},{"key":"5872_CR25","doi-asserted-by":"publisher","first-page":"601","DOI":"10.1016\/j.mejo.2010.06.015","volume":"41","author":"X Wu","year":"2010","unstructured":"Wu X, Chen Y, Chakrabarty K, Xie Y (2010) Test-access mechanism optimization for core-based three-dimensional SOCs. Microelectron J 41:601\u2013615","journal-title":"Microelectron J"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-020-05872-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-020-05872-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-020-05872-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:04:44Z","timestamp":1617753884000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-020-05872-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["5872"],"URL":"https:\/\/doi.org\/10.1007\/s10836-020-05872-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2020,4]]},"assertion":[{"value":"19 October 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 March 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 April 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}