{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:34Z","timestamp":1740123574686,"version":"3.37.3"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,11,21]],"date-time":"2020-11-21T00:00:00Z","timestamp":1605916800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,21]],"date-time":"2020-11-21T00:00:00Z","timestamp":1605916800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s10836-020-05911-3","type":"journal-article","created":{"date-parts":[[2020,11,21]],"date-time":"2020-11-21T09:03:41Z","timestamp":1605949421000},"page":"731-741","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Identification of Logic Paths Influenced by Severe Coupling Capacitances"],"prefix":"10.1007","volume":"36","author":[{"given":"I. D.","family":"Meza-Ibarra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Champac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4303-8036","authenticated-orcid":false,"given":"R.","family":"Gomez-Fuentes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. R.","family":"Noriega","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Vera-Marquina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,11,21]]},"reference":[{"issue":"1","key":"5911_CR1","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1109\/TCAD.2007.907255","volume":"27","author":"D Arumi","year":"2008","unstructured":"Arumi D, Rodriguez-Montanes R, Figueras J (2008) Experimental characterization of cmos interconnect open defects. IEEE Trans Comput-Aided Des Integr Circ Syst 27(1):123\u2013136","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5911_CR2","unstructured":"Bay X, Dey S, Krstic A (2003) Hyac: a hybrid structural sat based atpg for crosstalk. In: International test conference, pp 112\u2013121"},{"key":"5911_CR3","unstructured":"Bell J (1996) Timing analysis of logic-level digital circuits using uncertainty intervals. Ph.D. dissertation, Texas A&M University"},{"key":"5911_CR4","volume-title":"Application of evolutionary algorithms for multi-objective optimization in VLSI and embedded systems","author":"M Bhuvaneswari","year":"2014","unstructured":"Bhuvaneswari M (2014) Application of evolutionary algorithms for multi-objective optimization in VLSI and embedded systems. Springer, Berlin"},{"key":"5911_CR5","unstructured":"Chen W, Gupta S K, Breuer MA (1997) Analytic models for crosstalk delay and pulse analysis under non-ideal inputs. In: International test conference. IEEE, pp 809\u2013818"},{"key":"5911_CR6","doi-asserted-by":"crossref","unstructured":"Chen W, Gupta S K, Breuer MA (1998) Test generation in vlsi circuits for crosstalk noise. In: International test conference 1998. Proceedings. IEEE, pp 641\u2013650","DOI":"10.1109\/TEST.1998.743208"},{"key":"5911_CR7","doi-asserted-by":"crossref","unstructured":"Cong J, Pan Z, He L, Koh C -K, Khoo K -Y (1997) Interconnect design for deep submicron ics. In: Proceedings of the 1997 IEEE\/ACM international conference on Computer-aided design. IEEE Computer Society, pp 478\u2013485","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"5911_CR8","unstructured":"Cormen T H, Leiserson C E, Rivest R L, Stein C (2001) Introduction to algorithms second edition. The Knuth-Morris-Pratt Algorithm"},{"key":"5911_CR9","volume-title":"Introduction to algorithms","author":"TH Cormen","year":"2009","unstructured":"Cormen T H, Leiserson C E, Rivest R L, Clifford S (2009) Introduction to algorithms. MIT Press, Cambridge Massachusetts"},{"key":"5911_CR10","unstructured":"Duarte D, Narayanan V, Irwin M J (2002) Impact of technology scaling in the clock system power. In: Proceedings IEEE Computer Society annual symposium on VLSI. New paradigms for VLSI systems design. ISVLSI 2002, pp 59\u201364"},{"key":"5911_CR11","unstructured":"Gandikota R (2009) Crosstalk noise analysis for nano-meter vlsi circuits. Ph.D. dissertation, The University of Michigan"},{"issue":"6","key":"5911_CR12","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1007\/s10836-008-5085-z","volume":"24","author":"R G\u00f3mez","year":"2008","unstructured":"G\u00f3mez R, Gir\u00f3n A, Champac V H (2008) A test generation methodology for interconnection opens considering signals at the coupled lines. J Electron Test 24(6):529\u2013538","journal-title":"J Electron Test"},{"key":"5911_CR13","doi-asserted-by":"crossref","unstructured":"Hashempour H, Kim Y -B, Park N (2002) A test-vector generation methodology for crosstalk noise faults. In: Defect and fault tolerance, pp 40\u201347","DOI":"10.1109\/DFTVS.2002.1173500"},{"key":"5911_CR14","doi-asserted-by":"crossref","unstructured":"Heydari P, Pedram M (2001) Analysis and reduction of capacitive coupling noise in high-speed vlsi circuits. In: 2001 International conference on in computer design. ICCD 2001. Proceedings. IEEE, pp 104\u2013109","DOI":"10.1109\/ICCD.2001.955011"},{"issue":"3","key":"5911_CR15","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TCAD.2004.842798","volume":"24","author":"P Heydari","year":"2005","unstructured":"Heydari P, Pedram M (2005) Capacitive coupling noise in high-speed vlsi circuits. IEEE Trans Comput-Aided Des Integr Circ Syst 24(3):478\u2013488","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5911_CR16","doi-asserted-by":"crossref","unstructured":"Konuk H (1997) Fault simulation of interconnect opens in digital CMOS circuits. In: IEEE international test conference, pp 597\u2013606","DOI":"10.1109\/ICCAD.1997.643593"},{"key":"5911_CR17","doi-asserted-by":"crossref","unstructured":"Krstic A, Liou J -J, Jiang Y -M, Cheng K -T (2001) Delay testing considering crosstalk-induced effects. In: International test conference, pp 558\u2013567","DOI":"10.1109\/TEST.2001.966674"},{"issue":"1","key":"5911_CR18","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/43.21819","volume":"8","author":"W Li","year":"1989","unstructured":"Li W, Reddy S, Sahni S (1989) On path selection in combinational logic circuits. IEEE Trans Comput-Aided Des Integr Circ Syst 8(1):56\u201363","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5911_CR19","unstructured":"Li H, Zang Y, Li X (2003) Delay test pattern generation considering crosstalk-induced effects. In: IEEE Asian test symposium, pp 178\u2013183"},{"key":"5911_CR20","unstructured":"Lin X, Rajski J (2008) Test generation for interconnect opens. In: international test conference, pp 1\u20137"},{"issue":"10","key":"5911_CR21","doi-asserted-by":"publisher","first-page":"749","DOI":"10.1109\/82.199902","volume":"39","author":"F Moll","year":"1992","unstructured":"Moll F, Rubio A (1992) Spurious Signals In Digital CMOS VLSI circuits: a propagation analysis. IEEE Trans Circ Syst\u2014II Analog Digit Signal Process 39(10):749\u2013752","journal-title":"IEEE Trans Circ Syst\u2014II Analog Digit Signal Process"},{"key":"5911_CR22","doi-asserted-by":"crossref","unstructured":"Murakami A, Kajihara S, Sasao T, Pomeranz R, Reddy S M (2000) Selection of potentially testable path delay faults for test generation. In: International test conference, pp 376\u2013384","DOI":"10.1109\/TEST.2000.894227"},{"issue":"9","key":"5911_CR23","doi-asserted-by":"publisher","first-page":"903","DOI":"10.1080\/00207210802312161","volume":"95","author":"S Nazarian","year":"2008","unstructured":"Nazarian S, Pedram M (2008) Crosstalk-affected delay analysis in nanometer technologies. Int J Electron 95(9):903\u2013937","journal-title":"Int J Electron"},{"key":"5911_CR24","doi-asserted-by":"crossref","unstructured":"Nazarian S, Huang H, Natarajan S, Gupta S K, Breuer MA (2002) Xiden: crosstalk target identification framework. In: Test conference, 2002 Proceedings. International. IEEE, pp 365\u2013374","DOI":"10.1109\/TEST.2002.1041780"},{"key":"5911_CR25","doi-asserted-by":"crossref","unstructured":"Needham W, Prunty C, Yeoh E (1998) High volume microprocessor test escapes, an analysis of defect our test are missing. In: International test conference, pp 25\u201334","DOI":"10.1109\/TEST.1998.743133"},{"key":"5911_CR26","doi-asserted-by":"crossref","unstructured":"Pandey V, Yadav S, Arora P (2016) Retiming technique for clock period minimization using shortest path algorithm. In: 2016 International conference on computing, communication and automation (ICCCA). IEEE, pp 1418\u20131423","DOI":"10.1109\/CCAA.2016.7813942"},{"key":"5911_CR27","unstructured":"Qiu W, Walker D (2003) An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit. In: International test conference, pp 593\u2013601"},{"key":"5911_CR28","doi-asserted-by":"crossref","unstructured":"Reddy S, Pomeranz I, Liu C (2008) On tests to detect via opens in digital cmos circuits. In: 45th IEEE design automation conference, pp 840\u2013845","DOI":"10.1145\/1391469.1391682"},{"issue":"3","key":"5911_CR29","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/43.265680","volume":"13","author":"A Rubio","year":"1994","unstructured":"Rubio A, Itazaki N, Xu X, Kinoshita K (1994) An approach to the analysis and detection of crosstalk faults in digital VLSI circuits. IEEE Trans Comput-Aided Des Integr Circ Syst 13(3):387\u2013395","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5911_CR30","unstructured":"Shen P -F, Li H -W, Xu Y -J, Li X -W (2005) Non-robust test generation for crosstalk-induced delay faults. In: Asian test symposium, pp 120\u2013125"},{"key":"5911_CR31","doi-asserted-by":"crossref","unstructured":"Tani S, Teramoto M, Fukazawa M, Matsuhiro K (1998) Efficient path selection for delay testing based on partial path evaluation. In: VLSI test symposium, pp 188\u2013193","DOI":"10.1109\/VTEST.1998.670867"},{"key":"5911_CR32","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/s10836-009-5105-7","volume":"25","author":"R Tayade","year":"2009","unstructured":"Tayade R, Abraham J A (2009) Critical path selection for delay testing considering coupling noise. J Electron Test: Theory Appl 25:213\u2013223","journal-title":"J Electron Test: Theory Appl"},{"issue":"12","key":"5911_CR33","doi-asserted-by":"publisher","first-page":"1817","DOI":"10.1109\/43.811330","volume":"18","author":"A Vittal","year":"1999","unstructured":"Vittal A, Hui Chen L, Marek-Sadowska M, Wang K -P, Yang S (1999) Crosstalk in vlsi interconnections. IEEE Trans Comput-Aided Des Integr Circ Syst 18(12):1817\u20131824","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5911_CR34","unstructured":"Weiss MA (2012) Data structures & algorithm analysis in C++. Pearson Education"},{"key":"5911_CR35","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1023\/A:1011179007753","volume":"17","author":"A Zenteno","year":"2001","unstructured":"Zenteno A, Champac VH, Figueras J (2001) Detectability conditions of full opens in the interconnections. J Electron Test: Theory Appl 17:85\u201395","journal-title":"J Electron Test: Theory Appl"},{"key":"5911_CR36","doi-asserted-by":"crossref","unstructured":"Zhao L, Zhao J (2017) Comparison study of three shortest path algorithm. In: 2017 International conference on computer technology, electronics and communication. IEEE, pp 748\u2013751","DOI":"10.1109\/ICCTEC.2017.00165"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-020-05911-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-020-05911-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-020-05911-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T03:09:27Z","timestamp":1610939367000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-020-05911-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,21]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["5911"],"URL":"https:\/\/doi.org\/10.1007\/s10836-020-05911-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2020,11,21]]},"assertion":[{"value":"22 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 November 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 November 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}