{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:11:20Z","timestamp":1779379880248,"version":"3.53.1"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s10836-020-05915-z","type":"journal-article","created":{"date-parts":[[2020,12,6]],"date-time":"2020-12-06T08:02:26Z","timestamp":1607241746000},"page":"719-730","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Methodology for Identification of Internal Nets for Improving Fault Coverage in Analog and Mixed Signal Circuits"],"prefix":"10.1007","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6652-9113","authenticated-orcid":false,"given":"Sayandeep","family":"Sanyal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mayukh","family":"Bhattacharya","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amit","family":"Patra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,12,6]]},"reference":[{"issue":"2","key":"5915_CR1","doi-asserted-by":"publisher","first-page":"353","DOI":"10.1109\/4.52156","volume":"25","author":"EL Acuna","year":"1990","unstructured":"Acuna EL, Dervenis JP, Pagones AJ, Yang FL, Saleh RA (1990) Simulation techniques for mixed analog\/digital circuits. IEEE Journal of solid-state circuits 25(2):353\u2013363. https:\/\/doi.org\/10.1109\/4.52156","journal-title":"IEEE Journal of solid-state circuits"},{"key":"5915_CR2","unstructured":"Annex B (2020) Example Defect Models. In: IEEE P2427 Draft standard for analog defect modeling and coverage, pages 49\u201362"},{"key":"5915_CR3","unstructured":"Bhattacharya M (2018) TOwards an analog defect coverage standard\u201d Invited presentation at ITC"},{"key":"5915_CR4","doi-asserted-by":"publisher","unstructured":"Bhunia S, Roy K (2002) Dynamic supply current testing of analog circuits using wavelet transform. In: Proceedings 20th IEEE VLSI Test Symposium (VTS 2002), Monterey, CA, USA, pp 302\u2013307. https:\/\/doi.org\/10.1109\/VTS.2002.1011158","DOI":"10.1109\/VTS.2002.1011158"},{"key":"5915_CR5","doi-asserted-by":"publisher","unstructured":"Coyette A, Gielen G, Vanhooren R, Dobbelaere W (2014) Optimization of analog fault coverage by exploiting defect-specific masking. In: 2014 19th IEEE European Test Symposium (ETS), Paderborn, pp 1\u20136. https:\/\/doi.org\/10.1109\/ETS.2014.6847817","DOI":"10.1109\/ETS.2014.6847817"},{"key":"5915_CR6","doi-asserted-by":"publisher","unstructured":"Coyette A, Esen B, Vanhooren R, Dobbelaere W, Gielen G (2015) Automated testing of mixed-signal integrated circuits by topology modification. In: 2015 IEEE 33rd VLSI Test Symposium (VTS), Napa, CA, pp 1\u20136. https:\/\/doi.org\/10.1109\/VTS.2015.7116275","DOI":"10.1109\/VTS.2015.7116275"},{"key":"5915_CR7","doi-asserted-by":"publisher","unstructured":"Dawson C, Pattanam SK, Roberts D (1996) The verilog procedural interface for the verilog hardware description language. In: Proceedings. IEEE International Verilog HDL Conference, Santa Clara, CA, USA, pp 17\u201323. https:\/\/doi.org\/10.1109\/IVC.1996.496013","DOI":"10.1109\/IVC.1996.496013"},{"key":"5915_CR8","doi-asserted-by":"publisher","unstructured":"Dobbelaere W, et al. (2016) Analog fault coverage improvement using final-test dynamic part average testing. In: 2016 IEEE international test conference (ITC), Fort Worth, TX, pp 1\u20139. https:\/\/doi.org\/10.1109\/TEST.2016.7805829","DOI":"10.1109\/TEST.2016.7805829"},{"key":"5915_CR9","doi-asserted-by":"publisher","unstructured":"El Badawi H, Azais F, Bernard S, Comte M, Kerz\u00e9rho V., Lefevre F (2019) Use of ensemble methods for indirect test of RF circuits: can it bring benefits?. In: 2019 IEEE Latin American Test Symposium (LATS), Santiago, Chile, pp 1\u20136. https:\/\/doi.org\/10.1109\/LATW.2019.8704641","DOI":"10.1109\/LATW.2019.8704641"},{"key":"5915_CR10","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/s10836-020-05868-3","volume":"36","author":"H El Badawi","year":"2020","unstructured":"El Badawi H, Azais F, Bernard S, et al. (2020) Investigations on the use of ensemble methods for Specification-Oriented indirect test of RF circuits. J Electron Test 36:189\u2013203","journal-title":"J Electron Test"},{"key":"5915_CR11","doi-asserted-by":"publisher","first-page":"1308","DOI":"10.1002\/cta.2164","volume":"44","author":"G Fontana","year":"2016","unstructured":"Fontana G, Luchetta A, Manetti S, Piccirilli MC (2016) An unconditionally sound algorithm for testability analysis in linear time-invariant electrical networks. Int J Circ Theor Appl 44:1308\u20131340. https:\/\/doi.org\/10.1002\/cta.2164","journal-title":"Int J Circ Theor Appl"},{"key":"5915_CR12","doi-asserted-by":"publisher","unstructured":"Gielen G, Wang Z, Sansen W (1994) Fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring. In: IEEE\/ACM international conference on computer-aided design, San Jose, CA, USA, pp 495\u2013498. https:\/\/doi.org\/10.1109\/ICCAD.1994.629866","DOI":"10.1109\/ICCAD.1994.629866"},{"key":"5915_CR13","doi-asserted-by":"publisher","first-page":"407","DOI":"10.4236\/cs.2013.45054","volume":"04","author":"N Guerreiro","year":"2013","unstructured":"Guerreiro N, Santos M, Teixeira JP (2013) Analogue and mixed-signal production test speed-up by means of fault list compression. Circuits and Systems 04:407\u2013421. https:\/\/doi.org\/10.4236\/cs.2013.45054","journal-title":"Circuits and Systems"},{"key":"5915_CR14","doi-asserted-by":"publisher","unstructured":"Huynh SD, Kim S, Soma M, Zhang J (1998) Testability analysis and multi-frequency ATPG for analog circuits and systems. In: 1998 IEEE\/ACM International conference on computer-aided design. Digest of technical papers (IEEE Cat. no.98 CB36287), San Jose, CA, USA, pp 376\u2013383. https:\/\/doi.org\/10.1145\/288548.289057","DOI":"10.1145\/288548.289057"},{"key":"5915_CR15","doi-asserted-by":"publisher","unstructured":"Huynh S, Zhang J, Kim S, Devarayanadurg G, Soma M (1999) Efficient test set design for analog and mixed-signal circuits and systems. In: Proceedings eighth asian test symposium (ATS\u201999), Shanghai, China, pp 239\u2013244. https:\/\/doi.org\/10.1109\/ATS.1999.810757","DOI":"10.1109\/ATS.1999.810757"},{"key":"5915_CR16","doi-asserted-by":"publisher","unstructured":"Jurga K, Sunter S (2018) Measuring mixed-signal test stimulus quality. In: 2018 IEEE 23rd European Test Symposium (ETS), Bremen, pp 1\u20136. https:\/\/doi.org\/10.1109\/ETS.2018.8400688","DOI":"10.1109\/ETS.2018.8400688"},{"key":"5915_CR17","doi-asserted-by":"publisher","unstructured":"Jurisic D, Mijat N, Cosic V (1996) Frequency domain approach to fault diagnosis of analog filters. In: Proceedings of Third International Conference on Electronics, Circuits, and systems, Rodos, Greece, pp 1135\u20131138 vol.2. https:\/\/doi.org\/10.1109\/ICECS.1996.584622","DOI":"10.1109\/ICECS.1996.584622"},{"key":"5915_CR18","doi-asserted-by":"publisher","unstructured":"Karaca O, Kirscher J, Laroche A, Tributsch A, Maurer L, Pelz G (2016) Fault grouping for fault injection based simulation of AMS circuits in the context of functional safety. In: 2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Lisbon, pp 1\u20134. https:\/\/doi.org\/10.1109\/SMACD.2016.7520721","DOI":"10.1109\/SMACD.2016.7520721"},{"key":"5915_CR19","unstructured":"Lindermeir WM, Vogels TJ, Graeb HE (1998) Analog test design with IDD measurements for the detection of parametric and catastrophic faults. In: Proceedings of the conference on Design, Automation and Test in Europe (DATE \u201998), IEEE Computer Society, USA, 822\u2013829"},{"key":"5915_CR20","doi-asserted-by":"crossref","unstructured":"Long T, Wang H, Long B (2011) Test generation algorithm for analog systems based on support vector machine. Signal, image and video processing 5: 527\u2013533","DOI":"10.1007\/s11760-010-0168-6"},{"issue":"1","key":"5915_CR21","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/TPEL.2015.2398868","volume":"31","author":"A Maity","year":"2016","unstructured":"Maity A, Patra A (2016) Tradeoffs aware design procedure for an adaptively biased capacitorless low dropout regulator using Nested Miller compensation. IEEE Transactions on power electronics 31(1):369\u2013380. https:\/\/doi.org\/10.1109\/TPEL.2015.2398868","journal-title":"IEEE Transactions on power electronics"},{"key":"5915_CR22","doi-asserted-by":"publisher","unstructured":"Martins R, Louren\u00e7o N, Horta N, Guerreiro N, Santos M (2015) Embedding fault list compression techniques in a design automation framework for analog and mixed-signal structural testing, 2015 Conference on Design of Circuits and Integrated Systems (DCIS), Estoril, pp 1\u20136. https:\/\/doi.org\/10.1109\/DCIS.2015.7388584","DOI":"10.1109\/DCIS.2015.7388584"},{"key":"5915_CR23","unstructured":"Nakhla M, Achar R, Paul D, Nakhla N (2013) Parallel simulation of general electrical and mixed-domain circuits. U.S. Patent 8,543,360, issued September 24"},{"key":"5915_CR24","doi-asserted-by":"publisher","unstructured":"Sanyal S, Patra A, Dasgupta P, Bhattacharya M (2019) A structured approach for rapid identification of fault-sensitive nets in analog circuits, 2019 IEEE 28th Asian test symposium (ATS), Kolkata, India, pp 135\u20131355. https:\/\/doi.org\/10.1109\/ATS47505.2019.00025","DOI":"10.1109\/ATS47505.2019.00025"},{"key":"5915_CR25","doi-asserted-by":"publisher","unstructured":"Sanyal S, Garapati SPPK, Patra A, Dasgupta P, Bhattacharya M (2019) Fault classification and coverage of analog circuits using dc operating point and frequency response analysis. In: Proceedings of the 2019 on Great Lakes Symposium on VLSI (GLSVLSI \u201919), ACM, New York, NY, USA, 123\u2013128. https:\/\/doi.org\/10.1145\/3299874.3317976","DOI":"10.1145\/3299874.3317976"},{"key":"5915_CR26","doi-asserted-by":"publisher","unstructured":"Shih Y, Kang SM (1991) ILLIADS: A new fast MOS timing simulator using direct equation-solving approach. In: 28th ACM\/IEEE Design automation conference, San Francisco, California, USA, pp 20\u201325. https:\/\/doi.org\/10.1145\/127601.127616","DOI":"10.1145\/127601.127616"},{"key":"5915_CR27","doi-asserted-by":"publisher","unstructured":"Slamani M, Kaminska B (1994) Multifrequency testability analysis for analog circuits. In: Proceedings of IEEE VLSI Test Symposium, Cherry Hill, NJ, USA, pp 54\u201359. https:\/\/doi.org\/10.1109\/VTEST.1994.292334","DOI":"10.1109\/VTEST.1994.292334"},{"issue":"2","key":"5915_CR28","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1109\/82.486460","volume":"43","author":"M Slamani","year":"1996","unstructured":"Slamani M, Kaminska B (1996) Fault observability analysis of analog circuits in frequency domain. IEEE transactions on circuits and systems II: Analog and digital signal processing 43(2):134\u2013139. https:\/\/doi.org\/10.1109\/82.486460","journal-title":"IEEE transactions on circuits and systems II: Analog and digital signal processing"},{"key":"5915_CR29","doi-asserted-by":"crossref","unstructured":"Soma M (1996) Challenges in analog and mixed-signal fault models IEEE circuits and devices magazine","DOI":"10.1109\/101.481204"},{"key":"5915_CR30","doi-asserted-by":"publisher","unstructured":"Soma M, Huynh S, Zhang J, Kim S, Devarayanadurg G (2001) Hierarchical ATPG for analog circuits and systems. In: IEEE Design & Test of Computers, vol. 18, no. 1, pp. 72-81 Jan.-Feb . https:\/\/doi.org\/10.1109\/54.902824","DOI":"10.1109\/54.902824"},{"key":"5915_CR31","unstructured":"Srinivasan A, Chaudhri H (2008) Method of estimating performance of integrated circuit designs by finding scalars for strongly coupled components. U.S. Patent 7,340,698, issued March 4"},{"key":"5915_CR32","doi-asserted-by":"publisher","unstructured":"Sunter S, Sarson P (2017) A\/MS benchmark circuits for comparing fault simulation, DFT, and test generation methods, pp 2017 IEEE international test conference (ITC), Fort Worth, TX, pp 1\u20137. https:\/\/doi.org\/10.1109\/TEST.2017.8242079","DOI":"10.1109\/TEST.2017.8242079"},{"key":"5915_CR33","doi-asserted-by":"publisher","unstructured":"Tang H et al (2014) Diagnosing cell internal defects using analog simulation-based fault models. In: 2014 IEEE 23rd Asian test symposium, Hangzhou, pp 318\u2013323. https:\/\/doi.org\/10.1109\/ATS.2014.58","DOI":"10.1109\/ATS.2014.58"},{"key":"5915_CR34","doi-asserted-by":"publisher","unstructured":"Tian MW, Shi C-R (1997) Rapid frequency-domain analog fault simulation under parameter tolerances. In: Proceedings of the 34th Design Automation Conference, Anaheim, CA, USA, pp 275\u2013280. https:\/\/doi.org\/10.1109\/DAC.1997.597157","DOI":"10.1109\/DAC.1997.597157"},{"key":"5915_CR35","unstructured":"Yee WK (1996) Programmable scan chain testing structure and method, U.S. Patent No. 5,550,843. 27 Aug."},{"key":"5915_CR36","unstructured":"Zhou YN, Fan A (2004) System and method for simulation of an integrated circuit design using a hierarchical input netlist and divisions along hierarchical boundaries thereof. U.S. Patent 6,807, 520 issued October 19"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-020-05915-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-020-05915-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-020-05915-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T03:09:54Z","timestamp":1610939394000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-020-05915-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["5915"],"URL":"https:\/\/doi.org\/10.1007\/s10836-020-05915-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]},"assertion":[{"value":"5 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 November 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 December 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}