{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:24Z","timestamp":1740123624397,"version":"3.37.3"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,3,19]],"date-time":"2021-03-19T00:00:00Z","timestamp":1616112000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,3,19]],"date-time":"2021-03-19T00:00:00Z","timestamp":1616112000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s10836-021-05937-1","type":"journal-article","created":{"date-parts":[[2021,3,19]],"date-time":"2021-03-19T20:10:31Z","timestamp":1616184631000},"page":"205-214","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Cascaded Multicasting Architecture for Test Data Compression"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3217-8965","authenticated-orcid":false,"given":"Wang-Dauh","family":"Tseng","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,3,19]]},"reference":[{"issue":"5","key":"5937_CR1","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2004","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2004) \u201cEmbedded deterministic test,\u201d IEEE Ttrans. Computer-Aided Design of Integr Circuits Syst 23(5):776\u2013792","journal-title":"Computer-Aided Design of Integr Circuits Syst"},{"issue":"3","key":"5937_CR2","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1109\/TCAD.2004.823341","volume":"23","author":"S Mitra","year":"2004","unstructured":"Mitra S, Kim KS (2004) \u201cX-compact: an efficient response compaction technique,\u201d IEEE Trans. Computer-Aided Design of Integr Circuits Syst. 23(3):421\u2013432","journal-title":"Computer-Aided Design of Integr Circuits Syst"},{"doi-asserted-by":"crossref","unstructured":"Koenemann B, Barnhart C, Keller B, Snethen T, Farnsworth O, Wheater D (2001)\u00a0\u201cA SmartBIST variant with guaranteed encoding,\u201d in Proc. 10th Asian Test Symp., pp. 325\u2013330","key":"5937_CR3","DOI":"10.1109\/ATS.2001.990304"},{"doi-asserted-by":"crossref","unstructured":"Mitra S, Kim KS (2003)\u00a0\u201cXMAX: X-tolerant architecture for MAXimal test compression,\u201d in Proc. 21st Int. Conf. on Computer Design, pp. 326\u2013330","key":"5937_CR4","DOI":"10.1109\/ICCD.2003.1240914"},{"issue":"4","key":"5937_CR5","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/MDT.2006.105","volume":"23","author":"NA Touba","year":"2006","unstructured":"Touba NA (2006) \"Survey of test vector compression techniques.\" IEEE Des Test Comput. 23(4):294\u2013303","journal-title":"IEEE Des Test Comput"},{"doi-asserted-by":"crossref","unstructured":"Ye B, Luo M (2010)\u00a0\u201cA new test data compression method for system-on-a-chip,\u201d in Proc. 3rd IEEE Int. Conf. on Computer Science and Information Technology, pp. 129\u2013133, July","key":"5937_CR6","DOI":"10.1109\/ICCSIT.2010.5563909"},{"doi-asserted-by":"crossref","unstructured":"Zhang L, Kuang JS (2010)\u00a0\u201cTest-data compression using hybrid prefix encoding for testing embedded cores,\u201d in Proc. 3rd IEEE Int. Conf. on Computer Science and Information Technology, pp. 607\u2013611, July","key":"5937_CR7","DOI":"10.1109\/ICCSIT.2010.5564956"},{"key":"5937_CR8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699274","volume-title":"Low power compression of incompatible test cubes","author":"D Czysz","year":"2010","unstructured":"Czysz D, Mrugalski G, Mukherjee N, Rajski J, Szczerbicki P, Tyszer J (2010) \"Low power compression of incompatible test cubes,\" in Proc. IEEE International Test Conference, Austin, TX, USA, pp. 1-10"},{"key":"5937_CR9","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1049\/iet-cdt:20060114","volume":"1","author":"M-H Yang","year":"2007","unstructured":"Yang M-H, Kim Y, Park Y, Lee D, Kang S (2007) \"Deterministic built-in self-test using split linear feedback shift register reseeding for low-power testing,\" IET Comput Digital Tech 1(4):369\u2013376","journal-title":"IET Comput Digital Tech"},{"key":"5937_CR10","doi-asserted-by":"publisher","first-page":"396","DOI":"10.1109\/TCAD.2006.882509","volume":"26","author":"J Lee","year":"2007","unstructured":"Lee J, Touba NA (2007) \u201cLFSR-reseeding scheme achieving low-power dissipation during test,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 26(2):396\u2013401","journal-title":"Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Hakmi AW, Holst S, Wunderlich HJ, Schloffel J, Hapke F, Glowatz A (2009) \u201cRestrict encoding for mixed-mode BIST,\u201d in Proc. 27th IEEE VLSI Test Symposium, Washington, DC, USA, pp. 179\u2013184","key":"5937_CR11","DOI":"10.1109\/VTS.2009.43"},{"doi-asserted-by":"crossref","unstructured":"Lee KJ, Chen JJ, Huang HCH (1998)\u00a0\u201cUsing a single input to support multiple scan chains,\u201d in Proc. IEEE\/ACM Intl. Conf. Computer-Aided Design, pp. 74\u201378","key":"5937_CR12","DOI":"10.1145\/288548.288563"},{"doi-asserted-by":"crossref","unstructured":"Hamzaoglu\u00a0I, Patel JH (1999)\u00a0\u201cReducing test application time for full scan embedded cores,\u201d in Proc. 29th Intl. Symp. Fault-Tolerant Computing, pp. 260\u2013267","key":"5937_CR13","DOI":"10.1109\/FTCS.1999.781060"},{"doi-asserted-by":"crossref","unstructured":"Chandra A, Yan\u00a0H, Kapur R (2007)\u00a0\u201cMultimode Illinois scan architecture for test application time and test data volume reduction,\u201d in Proc. VLSI Test Symp., pp. 84\u201392","key":"5937_CR14","DOI":"10.1109\/VTS.2007.39"},{"unstructured":"Samaranayake S, Gizdarski E, Sitchinava N, Neuveux F, Kapur R, Williams T (2003)\u00a0\u201cA reconfigurable shared scan-in architecture,\u201d in Proc. VLSI Test Symp., pp. 9\u201314.","key":"5937_CR15"},{"issue":"5","key":"5937_CR16","doi-asserted-by":"publisher","first-page":"907","DOI":"10.1109\/TCAD.2007.8361584","volume":"26","author":"A Al-Yamani","year":"2007","unstructured":"Al-Yamani A, Devta-Prasanna N, Chmelar E, Grinchuk M, Gunda A (2007) \u201cScan test cost and power reduction through systematic scan reconfiguration,\u201d IEEE Ttrans. Computer-Aided Design of Integr Circuits Syst. 26(5):907\u2013918","journal-title":"Computer-Aided Design of Integr Circuits Syst"},{"issue":"2","key":"5937_CR17","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1109\/MDT.2008.55","volume":"25","author":"CW Tzeng","year":"2008","unstructured":"Tzeng CW, Huang SY (2008) \"UMC-scan test methodology: exploiting the maximum freedom of multicasting,\" IEEE Des Test Comput. 25(2):132\u2013140","journal-title":"IEEE Des Test Comput"},{"unstructured":"Patel J (2016) \"Illinois scan architecture: Can we save energy if we allow errors in computing?\" Lectures at Auburn University, Feb. 17-18, http:\/\/www.eng.auburn.edu\/~vagrawal\/COURSE\/E7950_Spr16\/IllinoisScan_seminar.ppt","key":"5937_CR18"},{"doi-asserted-by":"crossref","unstructured":"Gonciari PT, Al-Hashimi B, Nicolici N (2005)\u00a0\u201cSynchronization overhead in SOC compressed test,\u201d IEEE Trans. VLSI Syst., 13(1):140\u2013152","key":"5937_CR19","DOI":"10.1109\/TVLSI.2004.834238"},{"issue":"8","key":"5937_CR20","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/43.856980","volume":"19","author":"I Hamzaoglu","year":"2000","unstructured":"Hamzaoglu I, Patel JH (2000) \u201cTest set compaction algorithms for combinational circuits,\u201d IEEE Trans. Computer-Aided Design of Integr Circuits Syst., 19(8):957\u2013963","journal-title":"Computer-Aided Design of Integr Circuits Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05937-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05937-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05937-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T05:09:10Z","timestamp":1627448950000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05937-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,19]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["5937"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05937-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2021,3,19]]},"assertion":[{"value":"20 August 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 February 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 March 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}