{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T17:30:38Z","timestamp":1774891838051,"version":"3.50.1"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100000038","name":"National Sciences and Engineering Research Council of Canada","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s10836-021-05941-5","type":"journal-article","created":{"date-parts":[[2021,4,25]],"date-time":"2021-04-25T02:44:32Z","timestamp":1619318672000},"page":"255-262","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Radiation Tolerant SRAM Cell Design in 65nm Technology"],"prefix":"10.1007","volume":"37","author":[{"given":"JianAn","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xue","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Haonan","family":"Tian","sequence":"additional","affiliation":[]},{"given":"Lixiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Shuting","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,4,23]]},"reference":[{"key":"5941_CR1","first-page":"419","volume":"2018","author":"S Ahmad","year":"2017","unstructured":"Ahmad S, Alam N, Hasan M (2017) Low Leakage Write-Enhanced Robust 11T SRAM Cell with Fully Half-Select-Free Operation. Proceedings International Conference on Trends in Electronics and Informatics, pp. 419\u2013424","journal-title":"Proceedings - International Conference on Trends in Electronics and Informatics, ICEI"},{"issue":"6","key":"5941_CR2","doi-asserted-by":"publisher","first-page":"2040","DOI":"10.1109\/TNS.1982.4336492","volume":"29","author":"JL Andrews","year":"1982","unstructured":"Andrews JL, Schroeder JE, Gingerich BL, Kolasinski WA, Koga R, Diehl SE (1982) Single Event Error Immune CMOS RAM. IEEE Trans Nucl Sci 29(6):2040\u20132043","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5941_CR3","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2005","unstructured":"Baumann R (2005) Soft Errors in Advanced Computer Systems. IEEE Des Test Comput 22(3):258\u2013266","journal-title":"IEEE Des Test Comput"},{"issue":"6","key":"5941_CR4","doi-asserted-by":"publisher","first-page":"3512","DOI":"10.1109\/TNS.2014.2365546","volume":"61","author":"I Chatterjee","year":"2014","unstructured":"Chatterjee I, Mahatme NN, Bhuva BL, Reed RA, Schrimpf RD, Narasimham B, Vedula N, Bartz B (2014) Impact of Technology Scaling on SRAM Soft Error Rates. IEEE Trans Nucl Sci 61(6):3512\u20133518","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"5941_CR5","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1147\/rd.282.0124","volume":"28","author":"CL Chen","year":"1984","unstructured":"Chen CL, Hsiao MY (1984) Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review. IBM J Res Dev 28(2):124\u2013134","journal-title":"IBM J Res Dev"},{"issue":"3","key":"5941_CR6","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1007\/s10836-016-5586-0","volume":"32","author":"Q Chen","year":"2016","unstructured":"Chen Q, Wang H, Chen L, Li L, Zhao X, Liu R, Chen M, Li X (2016) An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology. Journal of Electronic Testing: Theory and Applications (JETTA) 32(3):385\u2013391","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"5941_CR7","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1016\/j.microrel.2016.07.107","volume":"64","author":"CT Chua","year":"2016","unstructured":"Chua CT, Ong HG, Sanchez K, Perdu P, Gan CL (2016) Effects of Voltage Stress on the Single Event Upset (SEU) Response of 65nm Flip Flop. Microelectron Reliab 64:199\u2013203","journal-title":"Microelectron Reliab"},{"issue":"3","key":"5941_CR8","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic Mechanisms and Modeling of Single-event Upset in Digital Microelectronics. IEEE Trans Nucl Sci 50(3):583\u2013602","journal-title":"IEEE Trans Nucl Sci"},{"issue":"9-11","key":"5941_CR9","doi-asserted-by":"publisher","first-page":"1325","DOI":"10.1016\/j.microrel.2013.07.129","volume":"53","author":"I El Moukhtari","year":"2013","unstructured":"El Moukhtari I, Pouget V, Larue C, Darracq F, Lewis D, Perdu P (2013) Impact of Negative Bias Temperature Instability on the Single-event Upset Threshold of a 65nm SRAM Cell. Microelectron Reliab 53(9\u201311):1325\u20131328","journal-title":"Microelectron Reliab"},{"issue":"6","key":"5941_CR10","doi-asserted-by":"publisher","first-page":"4159","DOI":"10.1109\/TNS.1985.4334086","volume":"32","author":"AE Giddings","year":"1985","unstructured":"Giddings AE, Hewlett FW, Treece RK, Nichols DK, Smith LS, Zoutendyk JA (1985) Single Event Upseet Immune Intergrated Circuit For Project Galileo. IEEE Trans Nucl Sci 32(6):4159\u20134163","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5941_CR11","doi-asserted-by":"publisher","first-page":"5048","DOI":"10.1109\/TNS.1979.4330270","volume":"26","author":"C Guenzer","year":"1979","unstructured":"Guenzer C, Wolicki E, Alias R (1979) Single Event Upset of Dynamic Rams by Neutrons and Protons. IEEE Trans Nucl Sci 26(6):5048\u20135052","journal-title":"IEEE Trans Nucl Sci"},{"key":"5941_CR12","unstructured":"iROC Technology, TFIT reference manual, software version 4th (2014)"},{"issue":"6","key":"5941_CR13","doi-asserted-by":"publisher","first-page":"3768","DOI":"10.1109\/TNS.2009.2032090","volume":"56","author":"SM Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman SM, Rennie DJ, Sachdev M (2009) A Soft Error Tolerant 10T SRAM Bit-cell with Differential Read Capability. (10 Transistor, Static Random Access Memory) (Report). IEEE Trans Nucl Sci 56(6):3768\u20133773","journal-title":"IEEE Trans Nucl Sci"},{"issue":"9","key":"5941_CR14","doi-asserted-by":"publisher","first-page":"2489","DOI":"10.1109\/TNS.2017.2728180","volume":"64","author":"JS Kim","year":"2017","unstructured":"Kim JS, Chang IJ (2017) We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance. IEEE Trans Nucl Sci 64(9):2489\u20132496","journal-title":"IEEE Trans Nucl Sci"},{"key":"5941_CR15","doi-asserted-by":"crossref","unstructured":"Krohn M, Bentele B, Cumalat JP, Wagner SR, Christian DC, Deptuch G, Fahim F, Hoff J, Shenai A (2015) Radiation Tolerance of 65 nm CMOS Transistors. J Instrum 10(12):P12007","DOI":"10.1088\/1748-0221\/10\/12\/P12007"},{"key":"5941_CR16","doi-asserted-by":"crossref","unstructured":"Lee H-HK, Klas L, Mounaim B, Prasanthi R, Linscott IR, Inan US, Mitra S (2010) LEAP: Layout Design through Error-aware Transistor Positioning for Soft-error Resilient Sequential Cell Design. IEEE International Reliability Physics Symposium Proceedings: 203\u2013212","DOI":"10.1109\/IRPS.2010.5488829"},{"key":"5941_CR17","volume-title":"Soft Error Tolerant Design of Static Random Access Memory Bitcell","author":"L Li","year":"2015","unstructured":"Li L (2015) Soft Error Tolerant Design of Static Random Access Memory Bitcell. Dalhousie University, M.Sc. Thesis"},{"issue":"5-6","key":"5941_CR18","doi-asserted-by":"publisher","first-page":"561","DOI":"10.1007\/s10836-015-5549-x","volume":"31","author":"L Li","year":"2015","unstructured":"Li L, Li Y, Wang H, Liu R, Wu Q, Newton M, Ma Y, Chen L (2015) Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65nm Technology. J Electron Test 31(5\u20136):561\u2013568","journal-title":"J Electron Test"},{"issue":"2","key":"5941_CR19","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/s10836-016-5573-5","volume":"32","author":"Y Li","year":"2016","unstructured":"Li Y, Li L, Ma Y, Chen L, Liu R, Wang H, Wu Q, Newton M, Chen M (2016) A 10-Transistor 65nm SRAM Cell Tolerant to Single-Event Upsets. J Electron Test 32(2):137\u2013145","journal-title":"J Electron Tes"},{"issue":"6","key":"5941_CR20","doi-asserted-by":"publisher","first-page":"1554","DOI":"10.1109\/TNS.2017.2704062","volume":"64","author":"Y-Q Li","year":"2017","unstructured":"Li Y-Q, Wang H-B, Liu R, Chen L, Nofal I, Shi S-T, He A-L, Guo G, Baeg SH, Wen S-J, Wong R, Chen M, Wu Q (2017) A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience. IEEE Trans Nucl Sci 64(6):1554\u20131561","journal-title":"IEEE Trans Nucl Sci"},{"key":"5941_CR21","doi-asserted-by":"crossref","unstructured":"Mitra S, Brelsford K, Kim YM, Lee H-HK, Li Y (2011) Robust System Design to Overcome CMOS Reliability Challenges. IEEEJ Emerg Sel Top Circuits Syst 1(1):30\u201341","DOI":"10.1109\/JETCAS.2011.2135630"},{"key":"5941_CR22","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1016\/j.microrel.2017.07.084","volume":"78","author":"Muhammad Sajid","year":"2017","unstructured":"Muhammad S, Chechenin NG, Torres FS, Gulzari UA, Butt MU, Ming Z, Khan EU (2017) Single Event Upset Rate Determination for 65nm SRAM Bit-cell in LEO Radiation Environments. Microelectron Reliab 78:11\u201316","journal-title":"Microelectron Reliab"},{"issue":"4","key":"5941_CR23","doi-asserted-by":"publisher","first-page":"1898","DOI":"10.1109\/TNS.2015.2454954","volume":"62","author":"Q Wu","year":"2015","unstructured":"Wu Q, Li Y, Chen L, He A, Guo G, Baeg SH, Wang H, Liu R, Li L, Wen SJ, Wong R, Allman S, Fung R (2015) Supply Voltage Dependence of Heavy Ion Induced SEEs on 65nm CMOS Bulk SRAMs. IEEE Trans Nucl Sci 62(4):1898\u20131904","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5941_CR24","doi-asserted-by":"publisher","first-page":"4905","DOI":"10.1109\/TNS.1979.4330248","volume":"26","author":"RC Wyatt","year":"1979","unstructured":"Wyatt RC, McNulty PJ, Toumbas P, Filz RC (1979) Soft Errors Induced by Energetic Protons. IEEE Trans Nucl Sci 26(6):4905\u20134910","journal-title":"IEEE Trans Nucl Sci"},{"key":"5941_CR25","doi-asserted-by":"crossref","unstructured":"Yan A, Huang Z, Yi M, Xu X, Ouyang Y, Liang H (2017) Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25(6):1978\u20131982","DOI":"10.1109\/TVLSI.2017.2655079"},{"key":"5941_CR26","doi-asserted-by":"crossref","unstructured":"Yan A, Lai C, Zhang Y, Cui J, Huang Z, Song J, Guo J, Wen X (2021) Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS. IEEE Trans Emerg Top Comput 9:520\u2013533","DOI":"10.1109\/TETC.2018.2871861"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05941-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05941-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05941-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T05:07:44Z","timestamp":1627448864000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05941-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["5941"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05941-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]},"assertion":[{"value":"19 December 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 March 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 April 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}