{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:27:35Z","timestamp":1758893255850,"version":"3.37.3"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s10836-021-05944-2","type":"journal-article","created":{"date-parts":[[2021,5,6]],"date-time":"2021-05-06T03:45:03Z","timestamp":1620272703000},"page":"263-270","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Soft Errors Sensitivity of SRAM Cells in Hold, Write, Read and Half-Selected Conditions"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9756-8510","authenticated-orcid":false,"given":"Cleiton Magano","family":"Marques","sequence":"first","affiliation":[]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[]},{"given":"Paulo Francisco","family":"Butzen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,5,6]]},"reference":[{"key":"5944_CR1","doi-asserted-by":"publisher","unstructured":"Alorda B, Torrens G, Bota S, Segura J (2011) 8T vs. 6T SRAM cell radiation robustness: A comparative analysis. Proc Microelectron Reliab.\u00a051(2):350\u2013359.\u00a0https:\/\/doi.org\/10.1016\/j.microrel.2010.09.002","DOI":"10.1016\/j.microrel.2010.09.002"},{"key":"5944_CR2","doi-asserted-by":"publisher","unstructured":"Artola L, Hubert G, Alioto M (2014) Comparative soft error evaluation of layout cells in finFET technology. Proc Microelectron Reliab 54(9\u201310):2300\u20132305. https:\/\/doi.org\/10.1016\/j.microrel.2014.07.109","DOI":"10.1016\/j.microrel.2014.07.109"},{"key":"5944_CR3","doi-asserted-by":"publisher","unstructured":"Asai S (2019) VLSI Design and Test for Systems Dependability. Springer. https:\/\/doi.org\/10.1007\/978-4-431-56594-9","DOI":"10.1007\/978-4-431-56594-9"},{"key":"5944_CR4","unstructured":"ASU. Predictive technology model. Accessible in: http:\/\/ptm.asu.edu, last access: 5 Nov\u00a02019"},{"key":"5944_CR5","doi-asserted-by":"publisher","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. Proc IEEE Trans Nucl Sci 43(6):2874\u20132878. https:\/\/doi.org\/10.1109\/23.556880","DOI":"10.1109\/23.556880"},{"key":"5944_CR6","doi-asserted-by":"publisher","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. Proc IEEE Trans Nucl Sci\u00a050(3):583\u2013602.\u00a0https:\/\/doi.org\/10.1109\/TNS.2003.813129","DOI":"10.1109\/TNS.2003.813129"},{"key":"5944_CR7","doi-asserted-by":"publisher","unstructured":"Hubert G, Artola L, Regis D (2015) Impact of scaling on the soft error sensitivity of bulk, FDSOI and finFET technologies due to atmospheric radiation. Proc Integration\u00a050:39\u201347.\u00a0https:\/\/doi.org\/10.1016\/j.vlsi.2015.01.003","DOI":"10.1016\/j.vlsi.2015.01.003"},{"key":"5944_CR8","doi-asserted-by":"publisher","unstructured":"Kim TT, Lee ZC, Do AT (2018) A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation. Proc Solid State Electron 139:60\u201368.\u00a0https:\/\/doi.org\/10.1016\/j.sse.2017.10.002","DOI":"10.1016\/j.sse.2017.10.002"},{"key":"5944_CR9","doi-asserted-by":"publisher","unstructured":"Manabe S, Watanabe Y, Liao W, Hashimoto M, Abe S-I (2019) Estimation of muon-induced SEU rates for 65-nm bulk and UTBB-SOI SRAMs. Proc IEEE Trans Nucl Sci. 66(7):1398-1403\u00a0https:\/\/doi.org\/10.1109\/TNS.2019.2916191","DOI":"10.1109\/TNS.2019.2916191"},{"key":"5944_CR10","doi-asserted-by":"publisher","unstructured":"Marques CM, Meinhardt C, Butzen PF (2020) Soft error reliability of SRAM cells during the three operation states. Proc IEEE Latin-American Test Symposium, p 1\u20136.\u00a0https:\/\/doi.org\/10.1109\/LATS49555.2020.9093684","DOI":"10.1109\/LATS49555.2020.9093684"},{"key":"5944_CR11","doi-asserted-by":"publisher","unstructured":"Messenger GC (1982) Collection of charge on junction nodes from ion tracks. Proc IEEE Trans Nucl Sci 29(6):2024\u20132031. https:\/\/doi.org\/10.1109\/TNS.1982.4336490","DOI":"10.1109\/TNS.1982.4336490"},{"key":"5944_CR12","unstructured":"NGSPICE. Open source spice simulator. Accessible in: http:\/\/ngspice.sourceforge.net\/index.html., last access: 5 Nov\u00a02019"},{"key":"5944_CR13","doi-asserted-by":"publisher","unstructured":"Nicolaidis M (2005) Design for soft error mitigation. Proc IEEE Trans Device Mater Reliab\u00a05(3):405\u2013418.\u00a0https:\/\/doi.org\/10.1109\/TDMR.2005.855790","DOI":"10.1109\/TDMR.2005.855790"},{"key":"5944_CR14","doi-asserted-by":"publisher","unstructured":"Noh J et al (2015) Study of neutron soft error rate (SER) sensitivity: Investigation of upset mechanisms by comparative simulation of finFET and planar MOSFET SRAMs. Proc IEEE Trans Nucl Sci 62(4):1642\u20131649. https:\/\/doi.org\/10.1109\/TNS.2015.2450997","DOI":"10.1109\/TNS.2015.2450997"},{"key":"5944_CR15","doi-asserted-by":"crossref","unstructured":"Pavlov A, Sachdev M (2008)\u00a0CMOS SRAM circuit design and parametric test in nano-scaled technologies: process-aware SRAM design and test, volume\u00a040. Springer Science & Business Media: ISBN 978-1-4020-8363-1","DOI":"10.1007\/978-1-4020-8363-1"},{"key":"5944_CR16","doi-asserted-by":"publisher","unstructured":"Rajendran A, Shiyanovskii Y, Wolff F, Papachristou C (2011) Noise margin, critical charge and power-delay tradeoffs for SRAM design. Proc IEEE Int On-Line Testing Symposium, p 145\u2013150. https:\/\/doi.org\/10.1109\/IOLTS.2011.5993828","DOI":"10.1109\/IOLTS.2011.5993828"},{"key":"5944_CR17","unstructured":"Rajput AS, Pattanaik M, Tiwari RK (2018) Estimation of static noise margin by butterfly method using curve-fitting technique. Journal of Active and Passive Electronic Devices\u00a013(1):1\u20139"},{"key":"5944_CR18","doi-asserted-by":"publisher","unstructured":"Sajit AS, Turi MA (2017) SEU tolerance of finFET 6T SRAM, 8T SRAM and DICE memory cells. In Proc IEEE Computing and Communication Workshop and Conference (CCWC), p 1\u20135. IEEE.\u00a0https:\/\/doi.org\/10.1109\/CCWC.2017.7868477","DOI":"10.1109\/CCWC.2017.7868477"},{"key":"5944_CR19","doi-asserted-by":"publisher","unstructured":"Samandari-Rad J, Hughey R (2016) Power\/energy minimization techniques for variability-aware high-performance 16-nm 6t-SRAM. Proc IEEE Access 4:594\u2013613. https:\/\/doi.org\/10.1109\/ACCESS.2016.2521385","DOI":"10.1109\/ACCESS.2016.2521385"},{"key":"5944_CR20","doi-asserted-by":"publisher","unstructured":"Seevinck E, List FJ, Lohstroh J (1987) Static-noise margin analysis of MOS SRAM cells. Proc IEEE J. Solid State Circuits 22(5):748\u2013754. https:\/\/doi.org\/10.1109\/JSSC.1987.1052809","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"5944_CR21","doi-asserted-by":"publisher","unstructured":"Shah JS, Nairn D, Sachdev M (2015) A 32 kb macro with 8T soft error robust, SRAM cell in 65-nm CMOS. Proc IEEE Trans Nucl Sci 62(3):1367-1374.\nhttps:\/\/doi.org\/10.1109\/TNS.2015.2429589","DOI":"10.1109\/TNS.2015.2429589"},{"key":"5944_CR22","doi-asserted-by":"publisher","unstructured":"Uznanski S, Gasiot G, Roche P, Tavernier C, Autran J-L (2010) Single event upset and multiple cell upset modeling in commercial bulk 65-nm CMOS SRAMs and flip-flops. Proc IEEE Trans Nucl Sci 57(4):1876\u20131883. https:\/\/doi.org\/10.1109\/TNS.2010.2051039","DOI":"10.1109\/TNS.2010.2051039"},{"key":"5944_CR23","doi-asserted-by":"publisher","unstructured":"Vargas F, Nicolaidis M (1994) SEU-tolerant SRAM design based on current monitoring. In Proc IEEE Int Symposium on Fault-Tolerant Computing, p 106\u2013115. IEEE.\u00a0https:\/\/doi.org\/10.1109\/FTCS.1994.315652","DOI":"10.1109\/FTCS.1994.315652"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05944-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05944-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05944-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T05:13:01Z","timestamp":1627449181000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05944-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["5944"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05944-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2021,4]]},"assertion":[{"value":"30 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 March 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 May 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}