{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:29:00Z","timestamp":1761920940288,"version":"3.37.3"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s10836-021-05955-z","type":"journal-article","created":{"date-parts":[[2021,8,18]],"date-time":"2021-08-18T07:07:37Z","timestamp":1629270457000},"page":"369-382","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Analysis and Detection of Open-gate Defects in Redundant Structures of a FinFET SRAM Cell"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4440-3800","authenticated-orcid":false,"given":"Victor","family":"Champac","sequence":"first","affiliation":[]},{"given":"Javier","family":"Mesalles","sequence":"additional","affiliation":[]},{"given":"Hector","family":"Villacorta","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Vargas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,8,18]]},"reference":[{"key":"5955_CR1","unstructured":"(2012) Itrs 2012 executive summary, ITRS.[Online]. Available: http:\/\/www.itrs.net"},{"issue":"1","key":"5955_CR2","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/TNANO.2011.2169807","volume":"11","author":"AN Bhoj","year":"2012","unstructured":"Bhoj AN, Simsir MO, Jha NK (2012) Fault models for logic circuits in the multigate era. IEEE Trans Nanotechnol 11(1):182\u2013193","journal-title":"IEEE Trans Nanotechnol"},{"key":"5955_CR3","doi-asserted-by":"crossref","unstructured":"Chen MC, Wu TH, Wu CW (2018) A built-in self-test scheme for detecting defects in finfet-based sram circuit, in IEEE 27th Asian Test Symposium. IEEE, pp. 19\u201324","DOI":"10.1109\/ATS.2018.00015"},{"issue":"9","key":"5955_CR4","doi-asserted-by":"publisher","first-page":"1971","DOI":"10.1109\/TED.2005.881001","volume":"53","author":"MV Dunga","year":"2006","unstructured":"Dunga MV, Lin CH, Xi X, Lu DD, Niknejad AM, Hu C (2006) Modeling advanced fet technology in a compact model. IEEE Trans Electron Devices 53(9):1971\u20131978","journal-title":"IEEE Trans Electron Devices"},{"key":"5955_CR5","doi-asserted-by":"crossref","unstructured":"Forero F, Villacorta H, Renovell M, Champac V (2019) Modeling and detectability of full open gate defects in finfet technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 127(9)2180\u20132190","DOI":"10.1109\/TVLSI.2019.2918768"},{"key":"5955_CR6","unstructured":"Guo D, et al\u00a0(2014) 10nm finfet technology for low power and high performance applications, in 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). IEEE"},{"issue":"1","key":"5955_CR7","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/TC.2013.206","volume":"64","author":"S Hamdioui","year":"2015","unstructured":"Hamdioui S, Taouil M, Haron NZ (2015) Testing open defects in memristor-based memories. IEEE Trans Comput 64(1):247\u2013259","journal-title":"IEEE Trans Comput"},{"key":"5955_CR8","first-page":"1","volume":"2014","author":"G Harutyunyan","year":"2014","unstructured":"Harutyunyan G, Tshagharyan G, Vardanian V, Zorian Y (2014) IEEE 32nd VLSI Test Symposium (VTS). IEEE 2014:1\u20136","journal-title":"IEEE"},{"key":"5955_CR9","doi-asserted-by":"crossref","unstructured":"Harutyunyan G, Tshagharyan G, Zorian Y (2015) Impact of parameter variations on finfet faults, in IEEE 33rd VLSI Test Symposium (VTS). IEEE","DOI":"10.1109\/VTS.2015.7116276"},{"issue":"1","key":"5955_CR10","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TDMR.2015.2397032","volume":"15","author":"G Harutyunyan","year":"2015","unstructured":"Harutyunyan G, Tshagharyan G, Zorian Y (2015) Test and repair methodology for finfet-based memories. IEEE Trans Device Mater Reliab 15(1):3\u20139","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5955_CR11","first-page":"1","volume":"2016","author":"M Ichihashi","year":"2016","unstructured":"Ichihashi M, Woo Y, Parihar S (2016) International Symposium on VLSI Technology, Systems and Application (VLSI-TSA). IEEE 2016:1\u20132","journal-title":"IEEE"},{"key":"5955_CR12","doi-asserted-by":"crossref","unstructured":"Kleeberger VB, Graeb H, Schlichtmann U (2013) Predicting future product performance: modeling and evaluation of standard cells in finfet technologies, in Proceedings of the 50th Annual Design Automation Conference. ACM, p. 33","DOI":"10.1145\/2463209.2488775"},{"issue":"7","key":"5955_CR13","doi-asserted-by":"publisher","first-page":"1140","DOI":"10.1109\/TCAD.2017.2648843","volume":"36","author":"Y Lin","year":"2017","unstructured":"Lin Y, Yu B, Xu B, Pan DZ (2017) Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict. IEEE Trans Comput Aided Des Integr Circuits Syst 36(7):1140\u20131152","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5955_CR14","first-page":"1","volume":"2012","author":"Y Liu","year":"2012","unstructured":"Liu Y, Xu Q (2012) IEEE International Test Conference. IEEE 2012:1\u20139","journal-title":"IEEE"},{"issue":"27","key":"5955_CR15","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MDT.2010.39","volume":"2","author":"DD Lu","year":"2010","unstructured":"Lu DD, Lin CH, Niknejad AM, Hu C (2010) Compact modeling of variation in finfet sram cells. IEEE Design Test Comp 2(27):44\u201350","journal-title":"IEEE Design Test Comp"},{"key":"5955_CR16","doi-asserted-by":"crossref","unstructured":"Medeiros G, Taouil M, Fieback M, Poehls L, Hamdioui S (2019) Dft scheme for hard-to-detect faults in finfet srams, in European Test Symposium. IEEE","DOI":"10.1109\/ETS.2019.8791517"},{"key":"5955_CR17","doi-asserted-by":"crossref","unstructured":"Medeiros GC, Fieback M, Wu L, Taouil M, Poehls LMB, Hamdioui S (2021) Hard-to-detect fault analysis in finfet srams, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.\u00a0https:\/\/doi.org\/10.1109\/TVLSI.2021.3071940","DOI":"10.1109\/TVLSI.2021.3071940"},{"key":"5955_CR18","doi-asserted-by":"crossref","unstructured":"Moreno J, Renovell M, Champac V (2016) Effectiveness of low-voltage testing to detect interconnect open defects under process variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24(1):378-382","DOI":"10.1109\/TVLSI.2015.2397934"},{"key":"5955_CR19","doi-asserted-by":"crossref","unstructured":"Natarajan S, et al\u00a0(2014) A 14nm logic technology featuring 2nd-generation finfet, air-gapped interconnects, self-aligned double patterning and a 0.0588 $$\\mu m^2$$ sram cell size, in IEEE International Electron Devices Meeting (IEDM). IEEE","DOI":"10.1109\/IEDM.2014.7046976"},{"key":"5955_CR20","unstructured":"Papoulis A, Pillai SU (2002) Probability, random variables, and stochastic processes. Tata McGraw-Hill Education"},{"issue":"12","key":"5955_CR21","doi-asserted-by":"publisher","first-page":"3055","DOI":"10.1109\/TED.2009.2032605","volume":"56","author":"K Patel","year":"2009","unstructured":"Patel K, Liu TJK, Spanos CJ (2009) Gate line edge roughness model for estimation of finfet performance variability. IEEE Trans Electron Devices 56(12):3055\u20133063","journal-title":"IEEE Trans Electron Devices"},{"key":"5955_CR22","unstructured":"Predictive technology models, in Available: ptm.asu.edu"},{"key":"5955_CR23","first-page":"1006","volume":"2004","author":"A Pavlov","year":"2004","unstructured":"Pavlov A, Sachdev M, Jose PDG (2004) An sram weak cell fault model and dft technique with a programmable detection threshold, in2004IEEE International Test Conference. IEEE 2004:1006\u20131015","journal-title":"IEEE"},{"key":"5955_CR24","doi-asserted-by":"crossref","unstructured":"Wang X, Cheng B, Brown AR, Millar C, Asenov A (2012) Statistical variability in 14-nm node SOI finFETs and its impact on corresponding 6T-SRAM cell design. In Proceedings of the European Solid-State Device Research Conference (ESSDERC). IEEE, 2012, pp. 113\u2013116","DOI":"10.1109\/ESSDERC.2012.6343346"},{"key":"5955_CR25","unstructured":"Weste NH, Harris DM (2011) Cmos Vlsi Design: A Circuits And Systems Perspective, 4\/E. Pearson Education Inc"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05955-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05955-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05955-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,31]],"date-time":"2021-08-31T00:04:35Z","timestamp":1630368275000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05955-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":25,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["5955"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05955-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2021,6]]},"assertion":[{"value":"19 November 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 June 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 August 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}