{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:09Z","timestamp":1740123549725,"version":"3.37.3"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100004368","name":"Taiwan Semiconductor Manufacturing Company","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1007\/s10836-021-05963-z","type":"journal-article","created":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T03:53:13Z","timestamp":1632973993000},"page":"453-471","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits"],"prefix":"10.1007","volume":"37","author":[{"given":"Tsai-Chieh","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chia-Cheng","family":"Pai","sequence":"additional","affiliation":[]},{"given":"Yi-Zhan","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Hsiao-Yin","family":"Tseng","sequence":"additional","affiliation":[]},{"given":"James","family":"Chien-Mo","sequence":"additional","affiliation":[]},{"given":"Tsung-Te","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0275-962X","authenticated-orcid":false,"given":"I-Wei","family":"Chiu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,9,30]]},"reference":[{"issue":"10","key":"5963_CR1","first-page":"15371557","volume":"34","author":"F Akopyan","year":"2015","unstructured":"Akopyan F, Sawada J, Cassidy A et al (2015) TrueNorth: design and tool flow of a 65 mW 1 Million neuron programmable neurosynaptic chip. IEEE Trans Comput Des Integr Circuits System 34(10):15371557","journal-title":"IEEE Trans Comput Des Integr Circuits System"},{"key":"5963_CR2","doi-asserted-by":"crossref","unstructured":"Al-Assadi WK, Kakarla S (2009) \u201cDesign for test of asynchronous NULL convention logic (NCL) circuits.\u201d J Electron Test 25(1):117\u2013126","DOI":"10.1007\/s10836-008-5083-1"},{"key":"5963_CR3","doi-asserted-by":"crossref","unstructured":"Beest F, Peeters A, Verra M, van Berkel K, Kerkhoff H (2002) Automatic scan insertion and test generation for asynchronous circuits. Proc IEEE Test Conference pp. 804\u2013813","DOI":"10.1109\/TEST.2002.1041834"},{"issue":"4","key":"5963_CR4","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MSSC.2016.2573864","volume":"8","author":"E Beign","year":"2016","unstructured":"Beign E, Vivet P, Thonnart Y, Christmann JF, Clermidy F (2016) Asynchronous circuit designs for the Internet of everything: A methodology for ultralow-power circuits with gals architecture. IEEE Solid-State Circuits Mag. 8(4):39\u201347","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"2","key":"5963_CR5","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1109\/JSSC.2009.2036764","volume":"45","author":"J Chang","year":"2010","unstructured":"Chang J, Park SP, Roy K (2010) Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation. IEEE J Solid-State Circuits 45(2):401\u2013410","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"5963_CR6","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/JETCAS.2013.2243031","volume":"3","author":"K-L Chang","year":"2013","unstructured":"Chang K-L et al (2013) \u201cSynchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the internet of things: A comparative study on dynamic voltage scaling and variation effects\u201d IEEE. J Emerg Sel Topics Circuits Syst 3(1):23\u201334","journal-title":"J Emerg Sel Topics Circuits Syst"},{"key":"5963_CR7","doi-asserted-by":"crossref","unstructured":"Chelcea T, Nowick SM (2004) Robust interfaces for mixed-timing systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(8):857873","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"5963_CR8","doi-asserted-by":"crossref","unstructured":"Cheng CH, Li JCM (2011) An asynchronous design for testability and implementation in thin-film transistor technology. J Electron Test pp. 193\u2013201","DOI":"10.1007\/s10836-011-5195-x"},{"key":"5963_CR9","doi-asserted-by":"crossref","unstructured":"Chow A, Coates W, Hopkins D (2007) A configurable asynchronous pseudorandom bit sequence generator. In IEEE International Symposium on Asynchronous Circuits and Systems p. 143152","DOI":"10.1109\/ASYNC.2007.5"},{"key":"5963_CR10","unstructured":"Fant KM, Brandt SA (1996) Null Conventional Logic: A complete and consistent logic for asynchronous digital circuit synthesis. In International Conference on ASAP p. 261273"},{"key":"5963_CR11","doi-asserted-by":"crossref","unstructured":"Hsieh S-A et al (2018) \u201cDR-scan: Dual-rail asynchronous scan DfT and ATPG.\u201d\u00a0IEEE Trans Comput Aided Des Integr Circuits Syst","DOI":"10.1109\/TCAD.2018.2801226"},{"key":"5963_CR12","doi-asserted-by":"crossref","unstructured":"Huang K-Y, Shen T-Y, Li JC-M (2017) \u201cTest methodology for dual-rail asynchronous circuits.\u201d Design Automation Conference (DAC), 2017 54th ACM\/EDAC\/IEEE","DOI":"10.1145\/3061639.3062325"},{"key":"5963_CR13","doi-asserted-by":"crossref","unstructured":"Iwata H et al (2010) \u201cBipartite Full Scan Design: A DFT Method for Asynchronous Circuits.\u201d In Proc 19th IEEE Asian Test Symposium","DOI":"10.1109\/ATS.2010.44"},{"key":"5963_CR14","unstructured":"Kang Y-S, Huh, K-H, Kang S (1999) \u201cNew scan design of asynchronous sequential circuits.\u201d 1st IEEE Asia Pacific Conference on ASICs pp. 355\u2013358"},{"key":"5963_CR15","doi-asserted-by":"crossref","unstructured":"Koppad D, Efthymiou A (2009) \u201cBIST for strongly-indicating asynchronous circuits.\u201d Very Large Scale Integration (VLSI-SoC), 17th IFIP International Conference on. IEEE","DOI":"10.1109\/VLSISOC.2009.6041359"},{"key":"5963_CR16","unstructured":"NanGate Inc. (2008) NanGate 45nm Open Cell Library, Nangate Inc, California.\u00a0http:\/\/www.nangate.com\/"},{"key":"5963_CR17","doi-asserted-by":"crossref","unstructured":"Nemati N, Reed MC, Fant K, Beckett P (2016) \u201cAsynchronous interleaved scan architecture for on-line built-in self-test of null convention logic.\u201d IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC\u00a0pp. 746\u2013749","DOI":"10.1109\/ISCAS.2016.7527348"},{"key":"5963_CR18","unstructured":"Petlin OA, Furber SB (1995) \u201cScan testing of micropipelines.\u201d Proc 13th IEEE VLSI Test Symposium"},{"key":"5963_CR19","unstructured":"Petlin OA, Furber SB (1997) \u201cBuilt-in self-testing of micropipelines.\u201d Advanced Research in Asynchronous Circuits and Systems. Proceedings., Third International Symposium on. IEEE"},{"issue":"1","key":"5963_CR20","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/j.vlsi.2007.04.006","volume":"41","author":"A Sheibanyrad","year":"2008","unstructured":"Sheibanyrad A, Greiner A (2008) Two efficient synchronous-asynchronous converters well-suited for network on chip in GALS architectures. Integration, the VLSI Journal 41(1):17\u201326","journal-title":"Integration, the VLSI Journal"},{"key":"5963_CR21","doi-asserted-by":"crossref","unstructured":"Smith SC, DeMara RF, Ferguson D, Lamb D (2004) Optimization of NULL convention self-timed circuits, submitted to Integration. The VLSI Journal","DOI":"10.1016\/j.vlsi.2003.12.004"},{"key":"5963_CR22","doi-asserted-by":"crossref","unstructured":"Spars JJ, Furber S (2001) Principles of asynchronous circuit design a system perspective. Kluwer Academic Publisher, Ch. 2-Ch. 3","DOI":"10.1007\/978-1-4757-3385-3_1"},{"key":"5963_CR23","doi-asserted-by":"crossref","unstructured":"Sutherland I, Fairbanks S (2001) GasP: A Minimal FIFO Control. Proc 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems 11:184\u2013193","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"5963_CR24","doi-asserted-by":"crossref","unstructured":"Teifel J, Manohar R (2004) Highly Pipelined Asynchronous FPGAs Proc. Int\u2019l Symp. Field Programmable Gate Arrays","DOI":"10.1145\/968280.968300"},{"key":"5963_CR25","doi-asserted-by":"crossref","unstructured":"Zeidler S, Krsti M (2015) \u201cA survey about testing asynchronous circuits.\u201d\u00a0IEEE European Conference on Circuit Theory and Design (ECCTD)","DOI":"10.1109\/ECCTD.2015.7300128"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05963-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05963-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05963-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,12]],"date-time":"2021-11-12T05:07:45Z","timestamp":1636693665000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05963-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,8]]}},"alternative-id":["5963"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05963-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2021,8]]},"assertion":[{"value":"11 November 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 August 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 September 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}