{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T21:35:07Z","timestamp":1776461707304,"version":"3.51.2"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2021,10,21]],"date-time":"2021-10-21T00:00:00Z","timestamp":1634774400000},"content-version":"vor","delay-in-days":81,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100007210","name":"RWTH Aachen University","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100007210","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,8]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Complementary Metal Oxide Semiconductor (CMOS) technology has been scaled down over the last forty years making possible the design of high-performance applications, following the predictions made by Gordon Moore and Robert H. Dennard in the 1970s. However, there is a growing concern that device scaling, while maintaining cost-effective production, will become infeasible below a certain feature size. In parallel, emerging applications including Internet-of-Things (IoT) and big data applications present high demands in terms of storage and computing capability, combined with challenging constraints in terms of size, power consumption and response latency. In this scenario, memristive devices have become promising candidates to complement the CMOS technology due to their CMOS manufacturing process compatibility, great scalability and high density, zero standby power consumption and their capacity to implement high density memories as well as new computing paradigms. Despite these advantages, memristive devices are also susceptible to manufacturing defects that may cause unique faulty behaviors that are not seen in CMOS, increasing significantly the complexity of test procedures. This paper provides a review about the manufacturing process of memristives devices, focusing on Valence Change Mechanism (VCM)-based memristive devices, and a comparative analysis of the CMOS and memristive device manufacturing processes. Moreover, this paper identifies possible manufacturing failure mechanisms that may affect these novel devices, completing the list of the already known mechanisms, and provides a discussion about possible faulty behaviors. Note that the identification of these mechanisms provides insights regarding the possible memristive devices\u2019 defective behaviors, enabling to derive more accurate fault models and consequently, more suitable test procedures.<\/jats:p>","DOI":"10.1007\/s10836-021-05968-8","type":"journal-article","created":{"date-parts":[[2021,10,21]],"date-time":"2021-10-21T03:40:46Z","timestamp":1634787646000},"page":"427-437","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["Review of Manufacturing Process Defects and Their Effects on Memristive Devices"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6043-1713","authenticated-orcid":false,"given":"L. M. Bolzani","family":"Poehls","sequence":"first","affiliation":[]},{"given":"M. C. R.","family":"Fieback","sequence":"additional","affiliation":[]},{"given":"S.","family":"Hoffmann-Eifert","sequence":"additional","affiliation":[]},{"given":"T.","family":"Copetti","sequence":"additional","affiliation":[]},{"given":"E.","family":"Brum","sequence":"additional","affiliation":[]},{"given":"S.","family":"Menzel","sequence":"additional","affiliation":[]},{"given":"S.","family":"Hamdioui","sequence":"additional","affiliation":[]},{"given":"T.","family":"Gemmeke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,10,21]]},"reference":[{"issue":"9","key":"5968_CR1","doi-asserted-by":"publisher","first-page":"95013","DOI":"10.1088\/1361-6641\/aa7eed","volume":"32","author":"K Beckmann","year":"2017","unstructured":"Beckmann K, Holt J, Olin-Ammentorp W, Alamgir Z, Van Nostrand J, Cady NC (2017) The effect of reactive ion etch ({RIE}) process conditions on ReRAM device performance. Semicond Sci Technol 32(9):95013. https:\/\/doi.org\/10.1088\/1361-6641\/aa7eed","journal-title":"Semicond Sci Technol"},{"key":"5968_CR2","doi-asserted-by":"crossref","unstructured":"Chua L (1971) \u201cMemristor - The Missing Current Element,\u201d IEEE Trans. Circuit Theory. CT-18:5","DOI":"10.1109\/TCT.1971.1083337"},{"key":"5968_CR3","doi-asserted-by":"publisher","unstructured":"C\u00fcppers F et al (2019) \u201cExploiting the switching dynamics of HfO2-based ReRAM devices for reliable analog memristive behavior\u201d. APL Mater 7(9).\u00a0https:\/\/doi.org\/10.1063\/1.5108654","DOI":"10.1063\/1.5108654"},{"key":"5968_CR4","doi-asserted-by":"publisher","unstructured":"Dalgaty T et al (2019) \u201cHybrid neuromorphic circuits exploiting non-conventional properties of RRAM for massively parallel local plasticity mechanisms\u201d. APL Mater 7:8.\u00a0https:\/\/doi.org\/10.1063\/1.5108663","DOI":"10.1063\/1.5108663"},{"issue":"5","key":"5968_CR5","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"R Dennard","year":"1974","unstructured":"Dennard R, Gaensslen F, Yu W-N, Rideout L, Bassous E, Le Blanc A (1974) Design of Ion-Implanted Small MOSFET \u2019 S Dimensions with Very. IEEE J Solid State Circuits 9(5):257\u2013268","journal-title":"IEEE J Solid State Circuits"},{"key":"5968_CR6","doi-asserted-by":"publisher","unstructured":"Fieback M et al (2019) \u201cDevice-aware test: A new test approach towards DPPB level,\u201d in Proceedings - International Test Conference. 2019. https:\/\/doi.org\/10.1109\/ITC44170.2019.9000134","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"5968_CR7","doi-asserted-by":"publisher","unstructured":"Fieback M, Taouil M, Hamdioui S (2019) \u201cTesting resistive memories: Where are we and what is missing?,\u201d in Proceedings - International Test Conference.\u00a02018. https:\/\/doi.org\/10.1109\/TEST.2018.8624895","DOI":"10.1109\/TEST.2018.8624895"},{"key":"5968_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ETS50041.2021.9465401","volume":"2021","author":"M Fieback","year":"2021","unstructured":"Fieback M, Medeiros GC, Gebregiorgis A, Aziza H, Taouil M, Hamdioui S (2021) Intermittent Undefined State Fault in RRAMs. IEEE European Test Symposium (ETS) 2021:1\u20136. https:\/\/doi.org\/10.1109\/ETS50041.2021.9465401","journal-title":"IEEE European Test Symposium (ETS)"},{"key":"5968_CR9","unstructured":"Garc\u00eda Gervacio J, Champac V (2018) Timing Performance of Nanometer Digital Circuits Under Process Variations."},{"key":"5968_CR10","unstructured":"Govoreanu B et al \u201c31.6 10x10nm2 Hf\/HfOx Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation\"."},{"issue":"1","key":"5968_CR11","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1109\/LED.2017.2774604","volume":"39","author":"A Grossi","year":"2018","unstructured":"Grossi A et al (2018) Cell-to-Cell Fundamental Variability Limits Investigation in OxRRAM Arrays. IEEE Electron Device Lett 39(1):27\u201330. https:\/\/doi.org\/10.1109\/LED.2017.2774604","journal-title":"IEEE Electron Device Lett"},{"key":"5968_CR12","doi-asserted-by":"publisher","unstructured":"Hamdioui S et al (2017) \u201cMemristor for computing: Myth or reality?,\u201d in Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017\u00a0722\u2013731. https:\/\/doi.org\/10.23919\/DATE.2017.7927083","DOI":"10.23919\/DATE.2017.7927083"},{"issue":"8","key":"5968_CR13","doi-asserted-by":"publisher","first-page":"3229","DOI":"10.1109\/TED.2018.2849872","volume":"65","author":"A Hardtdegen","year":"2018","unstructured":"Hardtdegen A, La Torre C, Cuppers F, Menzel S, Waser R, Hoffmann-Eifert S (2018) Improved switching stability and the effect of an internal series resistor in HfO2\/TiOx Bilayer ReRAM Cells. IEEE Trans Electron Devices 65(8):3229\u20133236. https:\/\/doi.org\/10.1109\/TED.2018.2849872","journal-title":"IEEE Trans Electron Devices"},{"key":"5968_CR14","doi-asserted-by":"publisher","unstructured":"Haron NZ, Hamdioui S (2011) \u201cOn defect oriented testing for hybrid CMOS\/memristor memory,\u201d in Proceedings of the Asian Test Symposium. 353\u2013358. https:\/\/doi.org\/10.1109\/ATS.2011.66","DOI":"10.1109\/ATS.2011.66"},{"key":"5968_CR15","doi-asserted-by":"publisher","unstructured":"Hayakawa Y et al (2015) \u201cHighly reliable TaO x ReRAM with centralized filament for 28-nm embedded application\u201d. IEEE Symp VLSI Circuits Dig Tech Pap\u00a02015(2011):T14\u2013T15.\u00a0https:\/\/doi.org\/10.1109\/VLSIC.2015.7231381","DOI":"10.1109\/VLSIC.2015.7231381"},{"issue":"4","key":"5968_CR16","doi-asserted-by":"publisher","first-page":"1121","DOI":"10.1007\/s10825-017-1101-9","volume":"16","author":"D Ielmini","year":"2017","unstructured":"Ielmini D, Milo V (2017) Physics-based modeling approaches of resistive switching devices for memory and in-memory computing applications. J Comput Electron 16(4):1121\u20131143. https:\/\/doi.org\/10.1007\/s10825-017-1101-9","journal-title":"J Comput Electron"},{"key":"5968_CR17","unstructured":"Jart vcm v1b (2011)\u00a0http:\/\/www.emrl.de\/JART.html, Accessed: 2021\u201304\u201311"},{"key":"5968_CR18","doi-asserted-by":"publisher","unstructured":"Kalantarian A et al (2012) \u201cControlling uniformity of RRAM characteristics through the forming process\u201d. IEEE Int Reliab Phys Symp Proc 3\u20137.\u00a0https:\/\/doi.org\/10.1109\/IRPS.2012.6241874","DOI":"10.1109\/IRPS.2012.6241874"},{"key":"5968_CR19","doi-asserted-by":"publisher","unstructured":"Kawahara A et al (2012) \u201cAn 8Mb multi-layered cross-point ReRAM macro with 443MB\/s write throughput\u201d. Dig Tech Pap\u00a0- IEEE Int Solid-State Circuits Conf 55:432\u2013433.\u00a0https:\/\/doi.org\/10.1109\/ISSCC.2012.6177078","DOI":"10.1109\/ISSCC.2012.6177078"},{"issue":"5","key":"5968_CR20","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1109\/LED.2016.2542879","volume":"37","author":"W Kim","year":"2016","unstructured":"Kim W, Menzel S, Wouters DJ, Waser R, Rana V (2016) 3-Bit Multilevel Switching by Deep Reset Phenomenon in Pt\/W\/TaOX\/Pt-ReRAM Devices. IEEE Electron Device Lett 37(5):564\u2013567. https:\/\/doi.org\/10.1109\/LED.2016.2542879","journal-title":"IEEE Electron Device Lett"},{"issue":"12","key":"5968_CR21","doi-asserted-by":"publisher","first-page":"1287","DOI":"10.1016\/j.sse.2009.09.034","volume":"53","author":"C K\u00fcgeler","year":"2009","unstructured":"K\u00fcgeler C, Meier M, Rosezin R, Gilles S, Waser R (2009) High density 3D memory architecture based on the resistive switching effect. Solid State Electron 53(12):1287\u20131292. https:\/\/doi.org\/10.1016\/j.sse.2009.09.034","journal-title":"Solid State Electron"},{"issue":"4","key":"5968_CR22","doi-asserted-by":"publisher","first-page":"791","DOI":"10.1007\/s00339-011-6287-2","volume":"102","author":"C K\u00fcgeler","year":"2011","unstructured":"K\u00fcgeler C, Rosezin R, Linn E, Bruchhaus R, Waser R (2011) Materials, technologies, and circuit concepts for nanocrossbar-based bipolar RRAM. Appl Phys A Mater Sci Process 102(4):791\u2013809. https:\/\/doi.org\/10.1007\/s00339-011-6287-2","journal-title":"Appl Phys A Mater Sci Process"},{"key":"5968_CR23","doi-asserted-by":"publisher","unstructured":"K\u00fcgeler C, Zhang J, Hoffmann-Eifert S, Kim SK, Waser R (2011) \u201cNanostructured resistive memory cells based on 8-nm-thin TiO2 films deposited by atomic layer deposition\u201d. J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom 29(1):01AD01.\u00a0https:\/\/doi.org\/10.1116\/1.3536487","DOI":"10.1116\/1.3536487"},{"key":"5968_CR24","unstructured":"Kuhn K (2008) \u201cManaging Process Variation in Intel\u2019s 45nm CMOS Technology\u201d."},{"issue":"8","key":"5968_CR25","doi-asserted-by":"publisher","first-page":"2197","DOI":"10.1109\/TED.2011.2121913","volume":"58","author":"KJ Kuhn","year":"2011","unstructured":"Kuhn KJ et al (2011) Process Technology Variation. IEEE Trans Electron Devices 58(8):2197\u20132208. https:\/\/doi.org\/10.1109\/TED.2011.2121913","journal-title":"IEEE Trans Electron Devices"},{"issue":"1","key":"5968_CR26","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1038\/s41928-017-0002-z","volume":"1","author":"C Li","year":"2018","unstructured":"Li C et al (2018) Analogue signal and image processing with large memristor crossbars. Nat Electron 1(1):52\u201359. https:\/\/doi.org\/10.1038\/s41928-017-0002-z","journal-title":"Nat Electron"},{"issue":"7217","key":"5968_CR27","doi-asserted-by":"publisher","first-page":"7437","DOI":"10.1038\/nature07437","volume":"455","author":"ND Mathur","year":"2008","unstructured":"Mathur ND (2008) The fourth circuit element. Nature 455(7217):7437. https:\/\/doi.org\/10.1038\/nature07437","journal-title":"Nature"},{"issue":"6","key":"5968_CR28","doi-asserted-by":"publisher","first-page":"1911","DOI":"10.1109\/JPROC.2012.2190812","volume":"100","author":"P Mazumder","year":"2012","unstructured":"Mazumder P, Kang SM, Waser R (2012) Memristors: Devices, models, and applications. Proc IEEE 100(6):1911\u20131919. https:\/\/doi.org\/10.1109\/JPROC.2012.2190812","journal-title":"Proc IEEE"},{"key":"5968_CR29","unstructured":"Moore GM (1965) \u201cCramming more components onto integrated circuits with unit cost,\u201d Electronics. 38(8):114. [Online]. Available: https:\/\/newsroom.intel.com\/wp-content\/uploads\/sites\/11\/2018\/05\/moores-law-electronics.pdf"},{"key":"5968_CR30","doi-asserted-by":"publisher","unstructured":"Niu D, Chen Y, Xu C, Xie Y (2010) \u201cImpact of process variations on emerging memristor\u201d. Proc - Des Autom Conf 877\u2013882.\u00a0https:\/\/doi.org\/10.1145\/1837274.1837495","DOI":"10.1145\/1837274.1837495"},{"key":"5968_CR31","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/IMW.2017.7939105","volume":"2017","author":"C Nguyen","year":"2017","unstructured":"Nguyen C et al (2017) \u201cStudy of forming impact on 4Kbit RRAM array performances and reliability\u201d, 2017 IEEE 9th Int. Mem Work IMW 2017:4\u20137. https:\/\/doi.org\/10.1109\/IMW.2017.7939105","journal-title":"Mem Work IMW"},{"key":"5968_CR32","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1016\/j.mee.2012.09.007","volume":"103","author":"JH Nickel","year":"2013","unstructured":"Nickel JH et al (2013) Memristor structures for high scalability: Non-linear and symmetric devices utilizing fabrication friendly materials and processes. Microelectron Eng 103:66\u201369. https:\/\/doi.org\/10.1016\/j.mee.2012.09.007","journal-title":"Microelectron Eng"},{"key":"5968_CR33","doi-asserted-by":"publisher","unstructured":"Vatajelu EI, Aziza H, Zambelli C (2015) \u201cNonvolatile memories: Present and future challenges,\u201d in Proceedings of 2014 9th International Design and Test Symposium, IDT 2014.\u00a061\u201366. https:\/\/doi.org\/10.1109\/IDT.2014.7038588","DOI":"10.1109\/IDT.2014.7038588"},{"key":"5968_CR34","doi-asserted-by":"publisher","unstructured":"Vatajelu EI, Prinetto P, Taouil M, Hamdioui S (2017) \u201cChallenges and solutions in emerging memory testing\u201d. IEEE Trans Emerg Top Comput 1\u20131.\u00a0https:\/\/doi.org\/10.1109\/tetc.2017.2691263","DOI":"10.1109\/tetc.2017.2691263"},{"key":"5968_CR35","doi-asserted-by":"publisher","unstructured":"Waser R (2008) \u201cElectrochemical and thermochemical memories,\u201d.\u00a0https:\/\/doi.org\/10.1109\/IEDM.2008.4796675","DOI":"10.1109\/IEDM.2008.4796675"},{"key":"5968_CR36","unstructured":"Waser R (2020) \u201cJART \u2013 J\u00fclich Aachen Resistive Switching Tools\u201d.\u00a0http:\/\/www.emrl.de\/JART.html (accessed Dec. 19, 2020)"},{"issue":"25\u201326","key":"5968_CR37","doi-asserted-by":"publisher","first-page":"2632","DOI":"10.1002\/adma.200900375","volume":"21","author":"R Waser","year":"2009","unstructured":"Waser R, Dittmann R, Staikov C, Szot K (2009) Redox-based resistive switching memories nanoionic mechanisms, prospects, and challenges. Adv Mater 21(25\u201326):2632\u20132663. https:\/\/doi.org\/10.1002\/adma.200900375","journal-title":"Adv Mater"},{"key":"5968_CR38","doi-asserted-by":"publisher","unstructured":"Yu J, Du Nguyen HA, Xie L, Taouil M, Hamdioui S (2019) \u201cMemristive Devices for Computation-In-Memory,\u201d.\u00a0https:\/\/doi.org\/10.23919\/DATE.2018.8342278","DOI":"10.23919\/DATE.2018.8342278"},{"issue":"35","key":"5968_CR39","doi-asserted-by":"publisher","first-page":"29766","DOI":"10.1021\/acsami.8b09068","volume":"10","author":"H Zhang","year":"2018","unstructured":"Zhang H et al (2018) Understanding the Coexistence of Two Bipolar Resistive Switching Modes with Opposite Polarity in Pt\/TiO2\/Ti\/Pt Nanosized ReRAM Devices. ACS Appl Mater Interfaces 10(35):29766\u201329778. https:\/\/doi.org\/10.1021\/acsami.8b09068","journal-title":"ACS Appl Mater Interfaces"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05968-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05968-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05968-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,12]],"date-time":"2021-11-12T05:07:23Z","timestamp":1636693643000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05968-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,8]]}},"alternative-id":["5968"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05968-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]},"assertion":[{"value":"18 December 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 September 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 October 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}