{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T13:57:53Z","timestamp":1777471073234,"version":"3.51.4"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s10836-021-05976-8","type":"journal-article","created":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T05:06:21Z","timestamp":1643691981000},"page":"653-673","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Reducing Aging Impacts in Digital Sensors via Run-Time Calibration"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9302-413X","authenticated-orcid":false,"given":"Md Toufiq Hasan","family":"Anik","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Ebrahimabadi","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[]},{"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,2,1]]},"reference":[{"key":"5976_CR1","doi-asserted-by":"crossref","unstructured":"Anik MTH, Guilley S, Danger JL, Karimi N (2021) Detecting failures and attacks via digital sensors. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 40(7):1315\u20131326","DOI":"10.1109\/TCAD.2020.3020921"},{"key":"5976_CR2","doi-asserted-by":"crossref","unstructured":"Ebrahimabadi M, Anik MTH, Danger JL, Guilley S, Karimi N (2020) Using digital sensors to leverage chips\u2019 security. In: Physical Assurance and Inspection of Electronics (PAINE), pp 1\u20136","DOI":"10.1109\/PAINE49178.2020.9337730"},{"key":"5976_CR3","doi-asserted-by":"crossref","unstructured":"Anik MTH, Guilley S, Danger JL, Karimi N (2020a) On the effect of aging on digital sensors. In: Proc. International Conference on VLSI Design (VLSID), pp 189\u2013194","DOI":"10.1109\/VLSID49098.2020.00050"},{"key":"5976_CR4","doi-asserted-by":"crossref","unstructured":"Anik MTH, Saini R, Danger J, Guilley S, Karimi N (2020b) Failure and attack detection by digital sensors. In: Proc. IEEE European Test Symposium (ETS), pp 1\u20132","DOI":"10.1109\/ETS48528.2020.9131580"},{"key":"5976_CR5","first-page":"47028","volume":"85","author":"NH Weste","year":"1985","unstructured":"Weste NH, Eshraghian K (1985) Principles of CMOS VLSI design: a systems perspective. NASA STI\/Recon Technical Report A 85:47028","journal-title":"NASA STI\/Recon Technical Report A"},{"issue":"2","key":"5976_CR6","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/MSP.2009.54","volume":"7","author":"J Brouchier","year":"2009","unstructured":"Brouchier J et al (2009) Temperature attacks. IEEE Secur Priv 7(2):79\u201382","journal-title":"IEEE Secur Priv"},{"key":"5976_CR7","doi-asserted-by":"crossref","unstructured":"Karimi N, Kanuparthi AK, Wang X, Sinanoglu O, Karri R (2015) MAGIC: malicious aging in circuits\/cores. ACM Trans on Architecture and Code Optimization (TACO) 12(1):5:1\u20135:25","DOI":"10.1145\/2724718"},{"key":"5976_CR8","doi-asserted-by":"publisher","unstructured":"El Mrabet N, Page D, Vercauteren F. (2012) Fault attacks on pairing-based cryptography. pp 221\u2013236, https:\/\/doi.org\/10.1007\/978-3-642-29656-7_13, Chapter 13 of [18]","DOI":"10.1007\/978-3-642-29656-7_13"},{"key":"5976_CR9","doi-asserted-by":"crossref","unstructured":"Alam MM, Tajik S, Ganji F, Tehranipoor M, Forte D (2019) RAM-Jam: Remote temperature and voltage fault attack on FPGAs using memory collisions. In: Proc. Fault Diagnosis and Tolerance in Cryptography (FDTC), pp 48\u201355","DOI":"10.1109\/FDTC.2019.00015"},{"key":"5976_CR10","doi-asserted-by":"crossref","unstructured":"Krautter J, Gnad DR, Tahoori MB (2018) FPGAhammer: Remote voltage fault attacks on shared FPGAs, suitable for DFA on AES. Trans on Cryptographic Hardware and Embedded Systems (CHES) pp 44\u201368","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"5976_CR11","doi-asserted-by":"crossref","unstructured":"Murdock K, Oswald D, Garcia FD, Van Bulck J, Gruss D, Piessens F (2020) Plundervolt: Software-based fault injection attacks against Intel SGX. In: Proceedings of the 41st IEEE Symposium on Security and Privacy (S&P\u201920), pp 1466\u20131482","DOI":"10.1109\/SP40000.2020.00057"},{"key":"5976_CR12","unstructured":"Tang A, Sethumadhavan S, Stolfo SJ (2017) CLKSCREW: exposing the perils of security-oblivious energy management. In: Kirda E, Ristenpart T (eds) 26th USENIX security symposium, USENIX security 2017, Vancouver, BC, Canada, August 16-18, 2017, USENIX Association, pp 1057\u20131074, https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/tang"},{"key":"5976_CR13","doi-asserted-by":"crossref","unstructured":"Agoyan M, Dutertre JM, Naccache D, Robisson B,\nTria A (2010) When clocks fail: on critical paths and clock\nfaults. In: CARDIS, lecture notes in computer science,\nvol. 6035, pp 182\u2013193, Springer, Passau, Germany","DOI":"10.1007\/978-3-642-12510-2_13"},{"key":"5976_CR14","doi-asserted-by":"crossref","unstructured":"Selmane N, Guilley S, Danger JL (2008) Practical setup time violation attacks on AES. In: Proc. Seventh european dependable computing conference, pp 91\u201396","DOI":"10.1109\/EDCC-7.2008.11"},{"key":"5976_CR15","doi-asserted-by":"crossref","unstructured":"Qiu P, Wang D, Lyu Y, Qu G (2019) Voltjockey: Breaching trustzone by software-controlled voltage manipulation over multi-core frequencies. In: Proc. Conf. on Computer and Communications Security (CCS), pp 195\u2013209","DOI":"10.1145\/3319535.3354201"},{"key":"5976_CR16","unstructured":"Kenjar Z, Frassetto T, Gens D, Franz M, Sadeghi AR (2020) VOLTpwn: Attacking x86 processor integrity from software. In: Proc. USENIX Security Symp., pp 1445\u20131461"},{"key":"5976_CR17","unstructured":"Chen Z, Vasilakis G, Murdock K, Dean E, Oswald D, Garcia FD (2021) VoltPillager: Hardware-based fault injection attacks against Intel SGX Enclaves using the SVID voltage scaling interface. In:\u00a0Proc.\u00a0USENIX, pp 699\u2013716"},{"key":"5976_CR18","doi-asserted-by":"crossref","unstructured":"Shoukry Y, Martin PD, Tabuada P, Srivastava MB (2013) Non-invasive spoofing attacks for anti-lock braking systems. In:\u00a0Proc. Conf. on Cryptographic Hardware and Embedded Systems (CHES), pp 55\u201372","DOI":"10.1007\/978-3-642-40349-1_4"},{"key":"5976_CR19","doi-asserted-by":"crossref","unstructured":"Korak T, Hoefler M (2014) On the effects of clock and power supply tampering on two microcontroller platforms. In: Proc. Workshop on Fault Diagnosis and Tolerance in Cryptography, (FDTC), pp 8\u201317","DOI":"10.1109\/FDTC.2014.11"},{"key":"5976_CR20","doi-asserted-by":"crossref","unstructured":"Korak T, Hutter M, Ege B, Batina L (2014) Clock glitch attacks in the presence of heating. In: Proc. Workshop on Fault Diagnosis and Tolerance in Cryptography, pp 104\u2013114","DOI":"10.1109\/FDTC.2014.20"},{"key":"5976_CR21","doi-asserted-by":"crossref","unstructured":"Joye M, Tunstall M (eds) (2012) Fault analysis in cryptography. Springer","DOI":"10.1007\/978-3-642-29656-7"},{"issue":"2","key":"5976_CR22","doi-asserted-by":"publisher","first-page":"261","DOI":"10.3390\/jlpea1020261","volume":"1","author":"B Amrutur","year":"2011","unstructured":"Amrutur B, Mehta N, Dwivedi S, Gupte A (2011) Adaptative techniques to reduce power in digital circuits. J Low Power Electron Appl 1(2):261\u2013276","journal-title":"J Low Power Electron Appl"},{"key":"5976_CR23","unstructured":"Guilley S, Newell R, Porteboeuf T (2014) Reliability analysis of digital sensors against perturbations of FPGAs. In: Proc. 12th CryptArchi Workshop"},{"issue":"4","key":"5976_CR24","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1049\/iet-ifs.2010.0238","volume":"5","author":"N Selmane","year":"2011","unstructured":"Selmane N, Bhasin S,\u00a0Guilley S, Danger JL (2011) Security evaluation of application-specific integrated circuits and field programmable gate arrays against setup time violation attacks. IET Inf Secur 5(4):181\u2013190","journal-title":"IET Inf Secur"},{"key":"5976_CR25","doi-asserted-by":"crossref","unstructured":"Selmane N, Guilley S, Danger JL (2008) Setup time violation attacks on aes. In: Proc. European Dependable Computing Conf. (EDCC), pp 91\u201396","DOI":"10.1109\/EDCC-7.2008.11"},{"key":"5976_CR26","unstructured":"NIST FIPS (Federal Information Processing Standards) publication 140-3 (2019) Security requirements for cryptographic modules. https:\/\/csrc.nist.gov\/publications\/detail\/fips\/140\/3\/final"},{"issue":"6","key":"5976_CR27","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1109\/JPROC.2006.875789","volume":"94","author":"AJ Martin","year":"2006","unstructured":"Martin AJ, Nystr\u00f6m M (2006) Asynchronous techniques for system-on-chip design. Proc IEEE 94(6):1089\u20131120","journal-title":"Proc IEEE"},{"key":"5976_CR28","doi-asserted-by":"crossref","unstructured":"Shahrjerdi D, Rajendran J, Garg S, Koushanfar F, Karri R (2014) Shielding and securing integrated circuits with sensors. In: Proc. ICCAD, pp 170\u2013174","DOI":"10.1109\/ICCAD.2014.7001348"},{"key":"5976_CR29","doi-asserted-by":"crossref","unstructured":"De Marcellis A, Ferri G (2011) Analog circuits and systems for voltage-mode and current-mode sensor interfacing applications. Springer","DOI":"10.1007\/978-90-481-9828-3"},{"key":"5976_CR30","unstructured":"van der Horn G, Huijsing JL (2012) Integrated smart sensors: design and calibration, vol 419. Springer"},{"key":"5976_CR31","doi-asserted-by":"crossref","unstructured":"Guilley S, Danger JL (2012) Global faults on cryptographic circuits. Chapter 17 of [18], pp 295\u2013311","DOI":"10.1007\/978-3-642-29656-7_17"},{"key":"5976_CR32","doi-asserted-by":"crossref","unstructured":"El-Baze D, Rigaud J, Maurine P (2016a) An embedded digital sensor against EM and BB fault injection. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, (FDTC), pp 78\u201386","DOI":"10.1109\/FDTC.2016.14"},{"key":"5976_CR33","doi-asserted-by":"crossref","unstructured":"El-Baze D, Rigaud J, Maurine P (2016b) A fully-digital EM pulse detector. In: Design, Automation & Test in Europe (DATE), pp 439\u2013444","DOI":"10.3850\/9783981537079_0164"},{"key":"5976_CR34","doi-asserted-by":"crossref","unstructured":"Oboril F, Tahoori MB (2012) Extratime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level. In: Proc. International Conference on Dependable Systems and Networks (DSN), pp 1\u201312","DOI":"10.1109\/DSN.2012.6263957"},{"issue":"5","key":"5976_CR35","doi-asserted-by":"publisher","first-page":"571","DOI":"10.1007\/s10836-018-5745-6","volume":"34","author":"N Karimi","year":"2018","unstructured":"Karimi N, Danger JL, Guilley S (2018) Impact of aging on the reliability of delay PUFs. J Electron Test Theory Appl\u00a0(JETTA) 34(5):571\u2013586","journal-title":"J Electron Test Theory Appl (JETTA)"},{"issue":"6","key":"5976_CR36","doi-asserted-by":"publisher","first-page":"853","DOI":"10.1016\/j.microrel.2006.10.012","volume":"47","author":"MA Alam","year":"2007","unstructured":"Alam MA, Kufluoglua H, Varghese D, Mahapatra S (2007) A comprehensive model for PMOS NBTI degradation: Recent progress. Microelectron Reliab 47(6):853\u2013862","journal-title":"Microelectron Reliab"},{"key":"5976_CR37","doi-asserted-by":"crossref","unstructured":"Khan S, Haron NZ, Hamdioui S, Catthoor F (2011) NBTI monitoring and design for reliability in nanoscale circuits. In: Proc. Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp 68\u201376","DOI":"10.1109\/DFT.2011.49"},{"key":"5976_CR38","unstructured":"Guilley S, Facon A, Bruneau N (2021) Quantitative digital\nsensor 2021, Patent US16\/954,507 (application\nUS20210004461A1, pending)"},{"key":"5976_CR39","unstructured":"Nangate 45nm open cell library. \u201chttp:\/\/www.nangate.com\u201d (last accessed 9 Dec.,\n2020)"},{"key":"5976_CR40","unstructured":"Bundesamt f\u00fcr Sicherheit in der Informationstechnik (2014) SI-CC-PP-0084-2014: Security IC platform protection profile with augmentation packages. Version 1.0. https:\/\/www.commoncriteriaportal.org\/files\/ppfiles\/pp0084a_pdf.pdf"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05976-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05976-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05976-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,10]],"date-time":"2022-02-10T05:06:50Z","timestamp":1644469610000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05976-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":40,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["5976"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05976-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]},"assertion":[{"value":"8 May 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 February 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interests"}}]}}