{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T13:37:36Z","timestamp":1744724256614,"version":"3.37.3"},"reference-count":74,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s10836-021-05977-7","type":"journal-article","created":{"date-parts":[[2021,12,8]],"date-time":"2021-12-08T22:02:49Z","timestamp":1639000969000},"page":"685-700","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Parameterizable Real Number Models for Mixed-Signal Designs Using SystemVerilog"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2044-4453","authenticated-orcid":false,"given":"Nikolaos","family":"Georgoulopoulos","sequence":"first","affiliation":[]},{"given":"Alkiviadis","family":"Hatzopoulos","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,12,8]]},"reference":[{"key":"5977_CR1","unstructured":"Sutherland S, Davidmann S, Flake P (2013) SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design. Springer Science & Business Media"},{"key":"5977_CR2","unstructured":"Vogelsong R, Osman AH, Mohamed M (2015) Practical RNM with SystemVerilog. In: Proc. CDNLive 2015"},{"key":"5977_CR3","unstructured":"Hartong W, Cranston S (2009) Real Valued Modeling for Mixed Signal Simulation. Cadence\u00a0Verilog-AMS Real Valued Modeling Guide, Cadence Design Systems, USA, 2015"},{"key":"5977_CR4","doi-asserted-by":"crossref","unstructured":"Georgoulopoulos N, Hatzopoulos A (2017) Real number modeling of a flash ADC using SystemVerilog. In: Proc. Panhellenic Conference on Electronics and Telecommunications (PACET). Xanthi, Greece, pp 1\u20134","DOI":"10.1109\/PACET.2017.8259969"},{"key":"5977_CR5","doi-asserted-by":"crossref","unstructured":"Georgoulopoulos N, Hatzopoulos A (2018) Efficiency evaluation of a SystemVerilog-based real number model. In: Proc. 7th International Conference on Modern Circuits and Systems Technologies (MOCAST). pp 1\u20134","DOI":"10.1109\/MOCAST.2018.8376642"},{"key":"5977_CR6","doi-asserted-by":"crossref","unstructured":"Georgoulopoulos N, Hatzopoulos A (2019) Design of a digital PLL real number model using systemVerilog. In: Proc. 8th International Conference on Modern Circuits and Systems Technologies (MOCAST). pp 1\u20134","DOI":"10.1109\/MOCAST.2019.8741595"},{"key":"5977_CR7","doi-asserted-by":"crossref","unstructured":"Georgoulopoulos N, Mekras A, Hatzopoulos A (2019) Design of a SystemVerilog-Based VCO Real Number Model. In: Proc. 8th International Conference on Modern Circuits and Systems Technologies (MOCAST). pp 1\u20134","DOI":"10.1109\/MOCAST.2019.8741782"},{"key":"5977_CR8","doi-asserted-by":"crossref","unstructured":"Tsechelidou C, Georgoulopoulos N, Hatzopoulos A (2019) Design of a SystemVerilog-Based Sigma-Delta ADC Real Number Model. In: Proc. 22nd Euromicro Conference on Digital System Design (DSD). pp 124\u2013128","DOI":"10.1109\/DSD.2019.00028"},{"issue":"2","key":"5977_CR9","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1109\/TCAD.2004.841071","volume":"24","author":"F Pecheux","year":"2005","unstructured":"Pecheux F, Lallement C, Vachoux A (2005) VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems. IEEE Trans Comput Aided Des Integr Circuits Syst 24(2):204\u2013225","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5977_CR10","unstructured":"Kundert K, Zinke O (2004) The designer\u2019s guide to Verilog-AMS. Springer Science & Business Media"},{"key":"5977_CR11","doi-asserted-by":"crossref","unstructured":"Belay YA, Cabrini A, Torelli G (2016) A comprehensive Verilog-A behavioral model of Spin-Transfer Torque memory cell. In: Proc. 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). pp 1\u20134","DOI":"10.1109\/PRIME.2016.7519522"},{"key":"5977_CR12","unstructured":"Chandrasekaran S, Barby J, Bestel X, Bresticker S, Cameron K, Coram G (2009) Verilog-AMS language reference manual. Accellera"},{"issue":"3","key":"5977_CR13","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/TCSI.2014.2377411","volume":"62","author":"A Jakobsson","year":"2015","unstructured":"Jakobsson A et al (2015) Implementation of Quantized-State System Models for a PLL Loop Filter Using Verilog-AMS. IEEE Trans Circuits Syst I Regul Pap 62(3):680\u2013688","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5977_CR14","doi-asserted-by":"crossref","unstructured":"da Costa HJB, Filho FdB, do Nascimento PId (2012) Memristor behavioural modeling and simulations using Verilog-AMS. In: Proc. IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS). Playa del Carmen, pp 1\u20134","DOI":"10.1109\/LASCAS.2012.6180334"},{"key":"5977_CR15","unstructured":"Hern\u00e1ndez FA, Canesin CA (2012) Electrical Power Distribution System modeling with VHDL-AMS for the construction of a Real-Time Digital Simulator using FPGAS devices. In: Proc. 10th IEEE\/IAS International Conference on Industry Applications. pp 1\u20137"},{"issue":"6","key":"5977_CR16","first-page":"1047","volume":"25","author":"J Li","year":"2016","unstructured":"Li J, Joshi S, Barnes R, Rosenbaum E (2016) Compact Modeling of On-Chip ESD Protection Devices Using Verilog-A. IEEE Trans Comput Aided Des Integr Circuits Syst 25(6):1047\u20131063","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"10","key":"5977_CR17","doi-asserted-by":"publisher","first-page":"1696","DOI":"10.1109\/TCAD.2015.2424956","volume":"34","author":"A Korobkov","year":"2015","unstructured":"Korobkov A, Agarwal A, Venkateswaran S (2015) Efficient FinFET Device Model Implementation for SPICE Simulation. IEEE Trans Comput Aided Des Integr Circuits Syst 34(10):1696\u20131699","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"12","key":"5977_CR18","doi-asserted-by":"publisher","first-page":"3151","DOI":"10.1109\/TCAD.2018.2791468","volume":"37","author":"I Messaris","year":"2018","unstructured":"Messaris I, Serb A, Stathopoulos S, Khiat A, Nikolaidis S, Prodromakis T (2018) A Data-Driven Verilog-A ReRAM Model. IEEE Trans Comput Aided Des Integr Circuits Syst 37(12):3151\u20133162","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5977_CR19","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1109\/TCAD.2015.2474379","volume":"35","author":"P Nandi","year":"2016","unstructured":"Nandi P, Talukdar H, Kumar D, Katakwar AKG (2016) A Novel Approach to Design SAR-ADC: Design Partitioning Method. IEEE Trans Comput Aided Des Integr Circuits Syst 35(3):346\u2013356","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"12","key":"5977_CR20","doi-asserted-by":"publisher","first-page":"2134","DOI":"10.1109\/TCAD.2017.2661800","volume":"36","author":"A Roohi","year":"2017","unstructured":"Roohi A, Zand R, Fan D, DeMara RF (2017) Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching. IEEE Trans Comput Aided Des Integr Circuits Syst 36(12):2134\u20132138","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"5977_CR21","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1109\/TCAD.2010.2042891","volume":"29","author":"S Shin","year":"2010","unstructured":"Shin S, Kim K, Kang S (2010) Compact Models for Memristors Based on Charge-Flux Constitutive Relationships. IEEE Trans Comput Aided Des Integr Circuits Syst 29(4):590\u2013598","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"7","key":"5977_CR22","doi-asserted-by":"publisher","first-page":"1226","DOI":"10.1109\/TCAD.2017.2648844","volume":"36","author":"X Wang","year":"2017","unstructured":"Wang X, Xu B, Chen L (2017) Efficient Memristor Model Implementation for Simulation and Application. IEEE Trans Comput Aided Des Integr Circuits Syst 36(7):1226\u20131230","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"5","key":"5977_CR23","doi-asserted-by":"publisher","first-page":"769","DOI":"10.1109\/TCAD.2009.2014533","volume":"28","author":"Y Wang","year":"2009","unstructured":"Wang Y, Joeres S, Wunderlich R, Heinen S (2009) Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements. IEEE Trans Comput Aided Des Integr Circuits Syst 28(5):769\u2013773","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5977_CR24","doi-asserted-by":"crossref","unstructured":"Louis M, Dessouky M, Salem A (2019) PLL real number modeling in SystemVerilog. In: Proc. 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD). pp 257\u2013260","DOI":"10.1109\/SMACD.2019.8795233"},{"issue":"1","key":"5977_CR25","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/TVLSI.2018.2873387","volume":"27","author":"BC Lim","year":"2019","unstructured":"Lim BC, Horowitz M (2019) An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification. IEEE Trans Very Large Scale Integr VLSI Syst 27(1):193\u2013204","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5977_CR26","doi-asserted-by":"crossref","unstructured":"Wang Y, Van-Meersbergen C, Groh H, Heinen S (2009) Event driven analog modeling for the verification of PLL frequency synthesizers. In: Proc. IEEE Behavioral Modeling and Simulation Workshop. San Jose, CA, pp 25\u201330","DOI":"10.1109\/BMAS.2009.5338892"},{"key":"5977_CR27","doi-asserted-by":"crossref","unstructured":"Joeres S, Groh H, Heinen S (2007) Event driven analog modeling of RF frontends. In: Proc. IEEE International Behavioral Modeling and Simulation Workshop. San Jose, CA, pp 46\u201351","DOI":"10.1109\/BMAS.2007.4437523"},{"key":"5977_CR28","unstructured":"Razavi B (2003) Predicting the Phase Noise and Jitter of PLL Based Frequency Synthesizers. In: Phase-Locking in High-Performance Systems: From Devices to Architectures. Wiley-IEEE Press"},{"key":"5977_CR29","unstructured":"Mao X, Yang H, Wang H (2004) Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer. In: Proc. IEEE International Behavioral Modeling and Simulation Conference. BMAS, pp 25-30"},{"key":"5977_CR30","doi-asserted-by":"crossref","unstructured":"Simon S, Karaca \u00d6, Kirscher J, Rath A, Pelz G, Maurer L (2016) Safety-oriented mixed-signal verification of automotive power devices in a UVM environment. In:\u00a0Proc. 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).\u00a0Lisbon, pp 1\u20134","DOI":"10.1109\/SMACD.2016.7520718"},{"key":"5977_CR31","doi-asserted-by":"crossref","unstructured":"Simon S, Bhat D, Rath A, Kirscher J, Maurer L (2017) Coverage-driven mixed-signal verification of smart power ICs in a UVM environment. In: Proc. 22nd IEEE European Test Symposium (ETS). Limassol,\u00a0pp\u00a01\u20136","DOI":"10.1109\/ETS.2017.7968237"},{"key":"5977_CR32","doi-asserted-by":"crossref","unstructured":"Georgoulopoulos N, Giannou I, Hatzopoulos A (2018) UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog. In: Proc. 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS). Platja d\u2019Aro, pp 97\u2013102","DOI":"10.1109\/PATMOS.2018.8464148"},{"key":"5977_CR33","doi-asserted-by":"crossref","unstructured":"Moslemi M, Babayan-Mashhadi S (2014) A novel power-efficient architecture for high-speed flash ADCs. In:\u00a0Proc. 22nd Iranian Conference on Electrical Engineering (ICEE).\u00a0Tehran, pp 247\u2013250","DOI":"10.1109\/IranianCEE.2014.6999541"},{"key":"5977_CR34","doi-asserted-by":"crossref","unstructured":"Zlochisti M, Zahrai SA, Onabajo M (2015) Digitally programmable offset compensation of comparators in flash ADCs for hybrid ADC architectures. In: Proc. IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS). Fort Collins, CO, pp 1\u20134","DOI":"10.1109\/MWSCAS.2015.7282059"},{"key":"5977_CR35","doi-asserted-by":"crossref","unstructured":"Abualsaud AA, Qaisar S, Ba-Abdullah SH, Al-Sheikh ZM, Akbar M (2016) Design and implementation of a 5-bit flash ADC for education. In: Proc. 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA). Ras Al Khaimah, pp 1\u20134","DOI":"10.1109\/ICEDSA.2016.7818471"},{"issue":"6","key":"5977_CR36","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2015.2505662","volume":"52","author":"YK Upadhyaya","year":"2016","unstructured":"Upadhyaya YK, Gupta MK, Hasan M, Maheshwari S (2016) High-Density Magnetic Flash ADC Using Domain-Wall Motion and Pre-Charge Sense Amplifiers. IEEE Trans Magn 52(6):1\u201310","journal-title":"IEEE Trans Magn"},{"key":"5977_CR37","unstructured":"Weaver S, Hershberg B, Moon U (2011) Digitally synthesized stochastic flash ADC using only standard digital cells. In: Proc. Symposium on VLSI Circuits - Digest of Technical Papers. Honolulu, HI, pp 266\u2013267"},{"key":"5977_CR38","doi-asserted-by":"crossref","unstructured":"Dumitru F, Mihalache S, Enachescu M (2017) OPAMP's finite gain and slew rate impact on a 16-bit \u03a3\u0394 ADC performance: A case study, in Proc. International Semiconductor Conference (CAS) Sinaia 161-164","DOI":"10.1109\/SMICND.2017.8101187"},{"issue":"7","key":"5977_CR39","doi-asserted-by":"publisher","first-page":"1513","DOI":"10.1109\/TCSI.2007.899626","volume":"54","author":"G Yu","year":"2007","unstructured":"Yu G, Li P (2007) Efficient Look-Up-Table-Based Modeling for Robust Design of Sigma-Delta ADCs. IEEE Trans Circuits Syst I Regul Pap 54(7):1513\u20131528","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5977_CR40","unstructured":"Mannozzi F, Tinfena F, Fanucci L (2003) Sigma delta ADC design using Verilog-A, in Proc. 46th Midwest Symposium on Circuits and Systems. Cairo 1:55\u201358"},{"issue":"4","key":"5977_CR41","doi-asserted-by":"publisher","first-page":"1843","DOI":"10.1109\/TIE.2007.898304","volume":"54","author":"J Acero","year":"2007","unstructured":"Acero J, Navarro D, Barragan LA, Garde I, Artigas JI, Burdio JM (2007) FPGA-Based Power Measuring for Induction Heating Appliances Using Sigma-Delta A\/D Conversion. IEEE Trans Industr Electron 54(4):1843\u20131852","journal-title":"IEEE Trans Industr Electron"},{"key":"5977_CR42","unstructured":"Vogels M, De Smedt B, Gielen G (2000) Modeling and simulation of a sigma-delta digital to analog converter using VHDL-AMS, in Proc. IEEE\/ACM International Workshop on Behavioral Modeling and Simulation. Orlando, FL, USA 5\u20139"},{"key":"5977_CR43","doi-asserted-by":"crossref","unstructured":"Ksentini N, Fakhfakh A, Masmoudi N, Charlot JJ (2006) Modeling of Quantization Noise In Switched-current Sigma-delta Modulator Using VHDL-AMS. In:\u00a0Proc. International Conference Mixed Design of Integrated Circuits and System (MIXDES).\u00a0Gdynia, pp 491\u2013494","DOI":"10.1109\/MIXDES.2006.1706628"},{"key":"5977_CR44","doi-asserted-by":"crossref","unstructured":"Mondal AJ, Majudmer A, Bhattacharyya BK (2017) A Design Methodology for MOS Current Mode Logic VCO. In: Proc. IEEE International Symposium on Nanoelectronic and Information Systems (iNIS). Bhopal, pp 206\u2013209","DOI":"10.1109\/iNIS.2017.45"},{"key":"5977_CR45","doi-asserted-by":"crossref","unstructured":"Zavjalov SA, Lepetaev AN, Murasov KV, Kosykh AV (2009) The method of modeling of VCO based on SPICE simulation. In: Proc. IEEE International Frequency Control Symposium, Jointly with 22nd European Frequency and Time forum. Besancon, pp 978\u2013981","DOI":"10.1109\/FREQ.2009.5168335"},{"key":"5977_CR46","doi-asserted-by":"crossref","unstructured":"Jimenez-Dominguez E, Gonzalez-Diaz VR, Rodriguez-Dominguez AM (2016) Behavioral model of a VCO varying its Kvco with Verilog-A. In:\u00a0Proc. 13th International Conference on Power Electronics (CIEP).\u00a0Guanajuato, pp 70\u201374","DOI":"10.1109\/CIEP.2016.7530733"},{"key":"5977_CR47","doi-asserted-by":"crossref","unstructured":"Khan MA, Mohanty SP, Kougianos E (2014) Statistical process variation analysis of a graphene FET based LC-VCO for WLAN applications. In: Proc. Fifteenth International Symposium on Quality Electronic Design.\u00a0Santa Clara, CA, pp 569\u2013574","DOI":"10.1109\/ISQED.2014.6783377"},{"key":"5977_CR48","doi-asserted-by":"crossref","unstructured":"Bhardwaj M, Pandey S (2016) CMOS voltage controlled oscillator with negative delay for improved performance. In:\u00a0Proc. International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT).\u00a0Chennai, pp 3111\u20133115","DOI":"10.1109\/ICEEOT.2016.7755274"},{"key":"5977_CR49","unstructured":"Cheng KH, Jou CF (2003) 2.4 GHz CMOS VCO design with Verilog-AMS. In:\u00a0Proc. 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442). Cairo, Egypt, pp 98\u2013101"},{"key":"5977_CR50","doi-asserted-by":"crossref","unstructured":"Beraud-Sudreau Q, Mazouffre O, Pignol M, Baguena L, Neveu C, Begueret JB, Taris T (2012) VHDL-AMS model of an injection locked VCO. In:\u00a0Proc. 10th IEEE International NEWCAS Conference.\u00a0Montreal, QC, pp 25\u201328","DOI":"10.1109\/NEWCAS.2012.6328947"},{"key":"5977_CR51","volume-title":"CMOS PLL Synthesizers: Analysis and design","author":"K Shu","year":"2005","unstructured":"Shu K, S\u00e1nchez-Sinencio E (2005) CMOS PLL Synthesizers: Analysis and design. Springer, New York, NY, USA"},{"key":"5977_CR52","doi-asserted-by":"crossref","unstructured":"Makarevich AL, Kinash AN, Tokar MS, Chubarov VA (2018) Performance analysis of PLL components in digital synchronization systems for high-speed applications. In: Proc. Systems of Signal Synchronization, Generating and Processing in Telecommunications (SYNCHROINFO). Minsk, 1\u20133","DOI":"10.1109\/SYNCHROINFO.2018.8457030"},{"key":"5977_CR53","doi-asserted-by":"crossref","unstructured":"Rapinoja T, Stadius K, Halonen K (2006) Behavioral Model based Simulation Methods for Charge-Pump PLL\u2019s. In: Proc. International Biennial Baltic Electronics Conference. Tallinn, pp 1\u20134","DOI":"10.1109\/BEC.2006.311073"},{"key":"5977_CR54","doi-asserted-by":"crossref","unstructured":"Wagdy MF, Sur R (2012) A Novel SAR Fast-Locking Digital PLL: SPICE Modeling and Simulations. In:\u00a0Proc. Ninth International Conference on Information Technology - New Generations.\u00a0Las Vegas, NV, pp 472\u2013477","DOI":"10.1109\/ITNG.2012.108"},{"key":"5977_CR55","doi-asserted-by":"crossref","unstructured":"Wagdy MF, Kabeer SZA (2015) Flash fast-locking digital PLL using LT SPICE. In: Proc. 11th International Computer Engineering Conference (ICENCO). Cairo, pp 229\u2013234","DOI":"10.1109\/ICENCO.2015.7416353"},{"key":"5977_CR56","doi-asserted-by":"crossref","unstructured":"Xu T, Arri\u00ebns HL, van Leuken R, de Graaf A (2009) A precise SystemC-AMS model for Charge Pump Phase Lock Loop with multiphase outputs. In:\u00a0Proc. IEEE 8th International Conference on ASIC.\u00a0Changsha, Hunan, pp 50\u201353","DOI":"10.1109\/ASICON.2009.5351608"},{"key":"5977_CR57","doi-asserted-by":"crossref","unstructured":"Fergusson WW, Patel RH, Bereza W (2007) Modeling and Simulation of Noise in Closed-Loop All-Digital PLLs using Verilog-A. In: Proc. IEEE Custom Integrated Circuits Conference. San Jose, CA, pp 857\u2013860","DOI":"10.1109\/CICC.2007.4405863"},{"key":"5977_CR58","doi-asserted-by":"crossref","unstructured":"Nan J, Ren J, Cong M, Mao L (2011) Design of PLL behavioral model based on the Verilog-A. In: Proc. 4th IEEE International Symposium on Microwave. Antenna, Propagation and EMC Technologies for Wireless Communications. Beijing, pp 380\u2013383","DOI":"10.1109\/MAPE.2011.6156276"},{"key":"5977_CR59","doi-asserted-by":"crossref","unstructured":"Lian-xi L, Yin-tang Y, Zhang-ming Z, Yani L (2005) Design of PLL system based Verilog-AMS behavior models. In:\u00a0Proc. IEEE International Workshop on VLSI Design and Video Technology.\u00a0Suzhou, China, pp 67\u201370","DOI":"10.1109\/IWVDVT.2005.1504466"},{"issue":"3","key":"5977_CR60","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/TCSI.2014.2377411","volume":"62","author":"A Jakobsson","year":"2015","unstructured":"Jakobsson A, Serban A, Gong S (2015) Implementation of Quantized-State System Models for a PLL Loop Filter Using Verilog-AMS. IEEE Trans Circuits Syst I Regul Pap 62(3):680\u2013688","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5977_CR61","doi-asserted-by":"crossref","unstructured":"Wagdy MF, Jayaram SM (2013) A Novel Flash Fast-Locking Digital PLL: Verilog-AMS Modeling and Simulations. In:\u00a0Proc. 10th International Conference on Information Technology: New Generations.\u00a0Las Vegas, NV, pp 217\u2013222","DOI":"10.1109\/ITNG.2013.36"},{"key":"5977_CR62","doi-asserted-by":"crossref","unstructured":"Wagdy MF, Nannaka A (2010) A novel SAR Fast-locking digital PLL: Behavioral modeling and simulations using VHDL-AMS. In:\u00a0Proc. International Conference on Microelectronics.\u00a0Cairo, pp 399\u2013402","DOI":"10.1109\/ICM.2010.5696171"},{"key":"5977_CR63","doi-asserted-by":"crossref","unstructured":"Wagdy MF, Nannaka A, Channegowda RKN (2011) A Novel Flash Fast-Locking Digital PLL: VHDL-AMS and Matlab\/Simulink Modeling and Simulations. In:\u00a0Proc. Eighth International Conference on Information Technology: New Generations.\u00a0Las Vegas, NV, pp 777\u2013784","DOI":"10.1109\/ITNG.2011.136"},{"key":"5977_CR64","doi-asserted-by":"crossref","unstructured":"Pavan S, Schreier R, Temes GC (2017) Understanding Delta-Sigma Data Converters. Wiley-IEEE Press","DOI":"10.1002\/9781119258308"},{"key":"5977_CR65","unstructured":"Park S (1993) Principles of Sigma-delta Modulation for Analog-to-digital Converters. Motorola"},{"key":"5977_CR66","unstructured":"Zheng G, Mohanty SP, Kougianos E (2012) Design and modeling of a continuous-time delta-sigma modulator for biopotential signal acquisition: Simulink vs. Verilog-AMS perspective. In:\u00a0Proc. Third International Conference on Computing, Communication and Networking Technologies (ICCCNT'12). Coimbatore, pp 1\u20136"},{"issue":"6","key":"5977_CR67","first-page":"661","volume":"46","author":"J Cherry","year":"1999","unstructured":"Cherry J, Snelgrove W (1999) Clock jitter and quantizer metastability in continuous-time delta-sigma modulators. IEEE Transactions on\u00a0Circuits and Systems II: Analog and Digital Signal Processing 46(6):661\u2013676","journal-title":"IEEE Transactions on\u00a0Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"5977_CR68","unstructured":"van Veldhoven R, Nuijten P, van Zeijl P (2006) The effect of clock jitter on the DR of \u03a3\u0394 modulators. In:\u00a0Proc. IEEE International Symposium on Circuits and Systems"},{"key":"5977_CR69","unstructured":"Virtuoso ADE Assembler User Guide (2018)\u00a0Cadence Design Systems. USA"},{"key":"5977_CR70","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1007\/s10836-013-5401-0","volume":"29","author":"L Xia","year":"2013","unstructured":"Xia L, Farooq MU, Bell IM, Hussin FA, Malik AS (2013) Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault Modeling. J Electron Test 29:861\u2013877","journal-title":"J Electron Test"},{"issue":"1","key":"5977_CR71","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1007\/s10836-009-5137-z","volume":"26","author":"R Narayanan","year":"2010","unstructured":"Narayanan R, Zaki MH, Tahar S (2010) Using Stochastic Differential Equation for Verification of Noise in Analog\/RF Circuits. J Electron Test 26(1):97\u2013109","journal-title":"J Electron Test"},{"issue":"4","key":"5977_CR72","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1007\/s10836-011-5221-z","volume":"27","author":"GS Radhakrishnan","year":"2011","unstructured":"Radhakrishnan GS, Ozev S (2011) Adaptive Modeling of Analog\/RF Circuits for Efficient Fault Response Evaluation. J Electron Test 27(4):465\u201376","journal-title":"J Electron Test"},{"issue":"1","key":"5977_CR73","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1008329031457","volume":"13","author":"NJ Godambe","year":"1998","unstructured":"Godambe NJ, Shi CJ (1998) Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS. J Electron Test 13(1):7\u201317","journal-title":"J Electron Test"},{"issue":"5","key":"5977_CR74","doi-asserted-by":"publisher","first-page":"647","DOI":"10.1007\/s10836-013-5409-5","volume":"29","author":"N Bombieri","year":"2013","unstructured":"Bombieri N, Ebeid E, Fummi F, Lora M (2013) On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation. J Electron Test 29(5):647\u2013667","journal-title":"J Electron Test"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05977-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05977-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05977-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,10]],"date-time":"2022-02-10T05:04:45Z","timestamp":1644469485000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05977-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":74,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["5977"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05977-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2021,12]]},"assertion":[{"value":"7 April 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 November 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 December 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no relevant financial or non-financial interests to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interests"}}]}}