{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:09Z","timestamp":1740123549735,"version":"3.37.3"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s10836-021-05978-6","type":"journal-article","created":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T05:03:12Z","timestamp":1639112592000},"page":"593-611","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Framework for Configurable Joint-Scan Design-for-Test Architecture"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0329-3190","authenticated-orcid":false,"given":"Jaynarayan T.","family":"Tudu","sequence":"first","affiliation":[]},{"given":"Satyadev","family":"Ahlawat","sequence":"additional","affiliation":[]},{"given":"Sonali","family":"Shukla","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,12,10]]},"reference":[{"key":"5978_CR1","doi-asserted-by":"crossref","unstructured":"Adiga R, Arpit G, Singh V, Saluja KK, Fujiwara H, Singh AD (2010) On minimization of test application time for RAS. In: Proc. of the 23rd VLSI Design. pp 393\u2013398","DOI":"10.1109\/VLSI.Design.2010.61"},{"key":"5978_CR2","doi-asserted-by":"crossref","unstructured":"Adiga R, Arpit G, Singh V, Saluja KK, Singh AD (2010) Modified t-flip-flop based scan cell for RAS. In: Proc. of the European Test Symposium (ETS). IEEE Computer Society","DOI":"10.1109\/ETSYM.2010.5512773"},{"issue":"2","key":"5978_CR3","doi-asserted-by":"publisher","first-page":"321","DOI":"10.1109\/TDMR.2018.2835414","volume":"18","author":"S Ahlawat","year":"2018","unstructured":"Ahlawat S, Tudu J, Matrosova A, Singh V (2018) A high performance scan flip-flop design for serial and mixed mode scan test. IEEE Trans Device Mater Reliab 18(2):321\u2013331. https:\/\/doi.org\/10.1109\/TDMR.2018.2835414","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5978_CR4","unstructured":"Ando H (1980) Testing VLSI with random acecss scan. In: Digest of Computer Society Int. Conference. pp 50\u201352"},{"key":"5978_CR5","doi-asserted-by":"crossref","unstructured":"Baik D, Kajihara S, Saluja K (2004) Random access scan: A solution to test power, test data volume and test time. In: Proc. 17th International Conference on VLSI Design. pp 883\u2013888","DOI":"10.1109\/ICVD.2004.1261042"},{"key":"5978_CR6","unstructured":"Baik D, Saluja K (2005) Progressive random access scan: A simultaneous solution to test power, test data volume and test time. In: Proc. of the Int. Test Conference (ITC). pp 1\u201310"},{"key":"5978_CR7","unstructured":"Baik D, Saluja KK (2006) Test cost reduction using partitioned grid random access scan. In: Proc of the 19th International Conference on VLSI Design. pp 1\u20136"},{"key":"5978_CR8","unstructured":"Baik DH, Saluja KK (2005) State-reuse test generation for progressive random access scan: Solution to test power, application time and data size. In: Proc. 14th Asian Test Symposium (ATS). pp 272\u2013277"},{"issue":"7","key":"5978_CR9","doi-asserted-by":"publisher","first-page":"1331","DOI":"10.1109\/TCAD.2007.895840","volume":"26","author":"S Banerjee","year":"2007","unstructured":"Banerjee S, Chowdhury DR, Bhattacharya BB (2007) An efficient scan tree design for compact test pattern set. IEEE Trans Comput Aided Des Integr Circuits Syst 26(7):1331\u20131339. https:\/\/doi.org\/10.1109\/TCAD.2007.895840","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5978_CR10","unstructured":"Bennetts RG, Beenker FPM (1993)\u00a0Partial scan: what problem does it solve? In: Proc of the 3rd European Test Conference (ETC). pp 99\u2013106"},{"key":"5978_CR11","doi-asserted-by":"crossref","unstructured":"Bonhomme Y, Yoneda T, Fujiwara H, Girard P (2004) An efficient scan tree design for test time reduction. In: 18th IEEE European Test Symposium (ETS). pp 174\u2013179","DOI":"10.1109\/ETSYM.2004.1347657"},{"key":"5978_CR12","doi-asserted-by":"crossref","unstructured":"Chakravadhanula K, Chickermane V, Pearl D, Garg A, Khurana R, Mukherjee S, Nagaraj P (2013) Smartscan - hierarchical test compression for pin-limited low power designs. In: Proc. the Int. Test Conference (ITC)","DOI":"10.1109\/TEST.2013.6651897"},{"key":"5978_CR13","doi-asserted-by":"publisher","unstructured":"Chandra A, Chebiyam S, Kapur R (2014) A case study on implementing compressed dft architecture. In: Proc of the IEEE 23rd Asian Test Symposium (ATS). pp 336\u2013341. https:\/\/doi.org\/10.1109\/ATS.2014.68","DOI":"10.1109\/ATS.2014.68"},{"key":"5978_CR14","doi-asserted-by":"crossref","unstructured":"Chandra A, Ng F, Kapur R (2008) Low power illinois scan architecture for simultaneous power and test data volume reduction. In: Proc of the Design, Automation and Test in Europe (DATE). pp 462\u2013467. http:\/\/doi.org\/10.1109\/DATE.2008.4484724","DOI":"10.1145\/1403375.1403486"},{"key":"5978_CR15","doi-asserted-by":"crossref","unstructured":"Chandra A, Yan H, Kapur R (2007) Multimode illinois scan architecture for test application time and test data volume reduction. In: Proc of the 25th VLSI Test Symposium (VTS). pp 84\u201392. http:\/\/doi.org\/10.1109\/VTS.2007.39","DOI":"10.1109\/VTS.2007.39"},{"key":"5978_CR16","unstructured":"Chunhua Y, Saluja KK (2008) A study of word oriented random-access-scan based BIST for low area overhead and low power. In: Proc of the Workshop on Impact of Low-Power design on Test and Reliability"},{"key":"5978_CR17","doi-asserted-by":"crossref","unstructured":"Donglikar S, Banga M, Chandrasekar M, Hsiao MS (2009) Fast circuit topology based method to configure the scan chains in illinois scan architecture. In: Proc of the Int. Test Conference (ITC). pp 1\u201310. http:\/\/doi.org\/10.1109\/TEST.2009.5355661","DOI":"10.1109\/TEST.2009.5355661"},{"issue":"6","key":"5978_CR18","doi-asserted-by":"publisher","first-page":"1063","DOI":"10.1109\/TVLSI.2014.2332465","volume":"23","author":"M Filipek","year":"2015","unstructured":"Filipek M, Mrugalski G, Mukherjee N, Nadeau-Dostie B, Rajski J, Solecki J, Tyszer J (2015) Low-power programmable PRPG with test compression capabilities. IEEE Trans on VLSI Syst 23(6):1063\u20131076. https:\/\/doi.org\/10.1109\/TVLSI.2014.2332465","journal-title":"IEEE Trans on VLSI Syst"},{"key":"5978_CR19","doi-asserted-by":"crossref","unstructured":"Gerstendorfer S, Wunderlich HJ (1999) Minimized power consumption for scan-based BIST. In: Proc of the International Test Conference. pp 77\u201384\u00a0","DOI":"10.1109\/TEST.1999.805616"},{"key":"5978_CR20","doi-asserted-by":"crossref","unstructured":"Girard P (2002) Survey of low-power testing of VLSI circuits.\u00a0IEEE Des Test Comput 82\u201392","DOI":"10.1109\/MDT.2002.1003802"},{"key":"5978_CR21","volume-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2010","unstructured":"Girard P, Nicolici N, Wen X (eds) (2010) Power-Aware Testing and Test Strategies for Low Power Devices, 1st edn. Springer, US","edition":"1"},{"key":"5978_CR22","doi-asserted-by":"crossref","unstructured":"Hsu F, Butler K, Patel J (2001) A case study on the implementation of the illinois scan architecture. In: Proc of the Int. Test Conference (ITC). pp 538\u2013547. http:\/\/doi.org\/10.1109\/TEST.2001.966672","DOI":"10.1109\/TEST.2001.966672"},{"key":"5978_CR23","doi-asserted-by":"crossref","unstructured":"Hu Y, Fu X, Fan X, Fujiwara H (2008) Localized random access scan: Towards low area and routing overhead. In: Proc of the Asia and South Pacific Design Automation Conference, (ASP-DAC). pp 565\u2013570\u00a0","DOI":"10.1109\/ASPDAC.2008.4484016"},{"key":"5978_CR24","doi-asserted-by":"crossref","unstructured":"Ito N (1991) Automatic incorporation of on-chip testability circuits. In: Proc. of the Design Automation Conference (DAC). pp 529\u2013534","DOI":"10.1145\/123186.123393"},{"key":"5978_CR25","unstructured":"ITRS-2013: Test and Test Equipment (2013)\u00a02013 edition edn. Int. Technology Roadmap for Semiconductor\u00a0"},{"key":"5978_CR26","volume-title":"Maximum test cost reduction","author":"R Kapur","year":"2009","unstructured":"Kapur R, Ruiz R (2009) Maximum test cost reduction. DFTMAX Compression Backgrounder, Synopsys"},{"issue":"11","key":"5978_CR27","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/2.803639","volume":"32","author":"R Kapur","year":"1999","unstructured":"Kapur R, Williams T (1999) Tough challenges as design and test go nanometer. Computer 32(11):42\u201345","journal-title":"Computer"},{"key":"5978_CR28","doi-asserted-by":"crossref","unstructured":"Lee HS, Chakrabarty K (2009) Test challenges for 3D integrated circuits.\u00a0IEEE Des Test Comput\u00a026(5)","DOI":"10.1109\/MDT.2009.125"},{"key":"5978_CR29","doi-asserted-by":"crossref","unstructured":"Miyase K, Kajihara S (2003) Optimal scan tree construction with test vector modification for test compression. In: Proc of the 12th IEEE Asian Test Symposium (ATS). pp 136\u2013141","DOI":"10.1109\/ATS.2003.1250798"},{"key":"5978_CR30","doi-asserted-by":"crossref","unstructured":"Moghaddam EK, Rajski J, Reddy SM, Li X, Mukherjee N, Kassab M (2010) Low capture power at-speed test in edt environment. In: Proc of the IEEE International Test Conference (ITC). pp 24\u201334","DOI":"10.1109\/TEST.2010.5699275"},{"key":"5978_CR31","doi-asserted-by":"crossref","unstructured":"Mudlapur A, Agrawal VD, Singh AD (2005) A random scan architecture to reduce hardware overhead. In: Proc of the International Test Conference (ITC). pp 1\u20139","DOI":"10.1109\/TEST.2005.1583993"},{"key":"5978_CR32","doi-asserted-by":"crossref","unstructured":"Narayanan S, Gupta R, Breuer M (1992) Configuring multiple scan chains for minimum test time. In: IEEE\/ACM International Conference on Computer-Aided Design. pp 4\u20138","DOI":"10.1109\/ICCAD.1992.279408"},{"issue":"1","key":"5978_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1049\/iet-cdt.2013.0067","volume":"8","author":"I Pomeranz","year":"2014","unstructured":"Pomeranz I (2014) Reducing the input test data volume under transparent scan. IET Comput Digit Tech 8(1):1\u201310","journal-title":"IET Comput Digit Tech"},{"key":"5978_CR34","doi-asserted-by":"crossref","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2004) Embedded deterministic test. IEEE Trans Comput-Aided Des Integr Circuits Syst 23(5), 776\u2013792","DOI":"10.1109\/TCAD.2004.826558"},{"key":"5978_CR35","doi-asserted-by":"crossref","unstructured":"Ravi S (2007) Power-aware test: Challenges and solutions. In: Proc. IEEE Int. Test Conference (ITC). pp 1\u201310. http:\/\/doi.org\/10.1109\/TEST.2007.4437660","DOI":"10.1109\/TEST.2007.4437660"},{"key":"5978_CR36","doi-asserted-by":"crossref","unstructured":"Saluja KK (2003) Outstanding challenges in testing nano technology based integrated circuits. In: Proc Asian Test Symposium (ATS)","DOI":"10.1109\/ATS.2003.1250770"},{"key":"5978_CR37","doi-asserted-by":"crossref","unstructured":"Saxena J, Butler KM, Jayaram VB, Kundu S, Arvind NV, Sreeprakash P, Hachinger M (2003) A case study of ir-drop in structured in at-speed testing. In: Proc IEEE Int. Test Conference (ITC). pp 1098\u20131104","DOI":"10.1109\/TEST.2003.1271098"},{"key":"5978_CR38","doi-asserted-by":"crossref","unstructured":"Sharma M, Patel J, Rearick J (2003) Test data compression and test time reduction of longest-path-per-gate tests based on illinois scan architecture. In: Proc of the 21st VLSI Test Symposium (VTS). pp 15\u201321","DOI":"10.1109\/VTEST.2003.1197628"},{"key":"5978_CR39","doi-asserted-by":"crossref","unstructured":"Tudu J (2016)\u00a0Jscan: A joint-scan dft architecture to minimize test time, pattern volume, and power. In: Proc of the 20th Int Symposium on VLSI Design and Test (VDAT). pp 1\u20136. http:\/\/doi.org\/10.1109\/ISVDAT.2016.8064866","DOI":"10.1109\/ISVDAT.2016.8064866"},{"key":"5978_CR40","unstructured":"Wagner K (1983) Design for testability in the amdahl 580. In: Digest of Computer Society Int Conference. pp 384\u2013288"},{"key":"5978_CR41","doi-asserted-by":"crossref","unstructured":"Wu F, Dilillo L, Bosio A, Girard P, Pravossoudovitch S, Virazel A, Tehranipoor M, Miyase K, Wen X, Ahmed N (2010) Is test power reduction through x-filling good enough? In: Proc of the IEEE Int. Test Conference (ITC). p 805. http:\/\/doi.org\/10.1109\/TEST.2010.5699297","DOI":"10.1109\/TEST.2010.5699297"},{"issue":"4","key":"5978_CR42","doi-asserted-by":"publisher","first-page":"557","DOI":"10.1109\/TC.2007.1002","volume":"56","author":"D Xiang","year":"2007","unstructured":"Xiang D, Li K, Sun J, Fujiwara H (2007) Reconfigured scan forest for test application cost, test data volume, and test power reduction. IEEE Trans on Comput 56(4):557\u2013562. https:\/\/doi.org\/10.1109\/TC.2007.1002","journal-title":"IEEE Trans on Comput"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05978-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05978-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05978-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T04:58:29Z","timestamp":1726289909000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05978-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":42,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["5978"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05978-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2021,12]]},"assertion":[{"value":"5 October 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 November 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 December 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflicts of interest to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest\/Competing Interest"}}]}}