{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:57:29Z","timestamp":1771613849486,"version":"3.50.1"},"reference-count":58,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2022,1,4]],"date-time":"2022-01-04T00:00:00Z","timestamp":1641254400000},"content-version":"vor","delay-in-days":34,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"crossref","award":["WU 245\/19-1"],"award-info":[{"award-number":["WU 245\/19-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100008007","name":"Universit\u00e4t Paderborn","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100008007","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2021,12]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Safety-critical systems have to follow extremely high dependability requirements as specified in the standards for automotive, air, and space applications. The required high fault coverage at runtime is usually obtained by a combination of concurrent error detection or correction and periodic tests within rather short time intervals. The concurrent scheme ensures the integrity of computed results while the periodic test has to identify potential aging problems and to prevent any fault accumulation which may invalidate the concurrent error detection mechanism. Such periodic built-in self-test (BIST) schemes are already commercialized for memories and for random logic. The paper at hand extends this approach to interconnect structures. A BIST scheme is presented which targets interconnect defects before they will actually affect the system functionality at nominal speed. A BIST schedule is developed which significantly reduces aging caused by electromigration during the lifetime application of the periodic test.<\/jats:p>","DOI":"10.1007\/s10836-021-05979-5","type":"journal-article","created":{"date-parts":[[2022,1,4]],"date-time":"2022-01-04T07:03:04Z","timestamp":1641279784000},"page":"715-728","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Stress-Aware Periodic Test of Interconnects"],"prefix":"10.1007","volume":"37","author":[{"given":"Somayeh","family":"Sadeghi-Kohan","sequence":"first","affiliation":[]},{"given":"Sybille","family":"Hellebrand","sequence":"additional","affiliation":[]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,1,4]]},"reference":[{"issue":"6","key":"5979_CR1","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/MM.2008.92","volume":"28","author":"J Abella","year":"2008","unstructured":"Abella J, Vera X, Unsal OS, Ergin O, Gonz\u00e1lez A, Tschanz JW (2008) Refueling: Preventing wire degradation due to electromigration. IEEE Micro 28(6):37\u201346","journal-title":"IEEE Micro"},{"issue":"2","key":"5979_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1667062.1667066","volume":"42","author":"J Abella","year":"2010","unstructured":"Abella J, Vera X (2010) Electromigration for Microarchitects. ACM Comput Surv (CSUR) 42(2):1\u201318","journal-title":"ACM Comput Surv (CSUR)"},{"key":"5979_CR3","doi-asserted-by":"crossref","unstructured":"Agarwal K, Liu F (2007) Efficient computation of current flow in signal wires for reliability analysis. In: Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, pp 741\u2013746","DOI":"10.1109\/ICCAD.2007.4397354"},{"key":"5979_CR4","doi-asserted-by":"crossref","unstructured":"Bai X, Dey S, Rajski J (2000) Self-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects. In: Proc. ACM\/IEEE Design Automation Conference (DAC), Los Angeles, CA, USA, pp 619\u2013624","DOI":"10.1145\/337292.337597"},{"issue":"3","key":"5979_CR5","doi-asserted-by":"publisher","first-page":"744","DOI":"10.1109\/TC.2015.2498546","volume":"65","author":"P Bernardi","year":"2016","unstructured":"Bernardi P, Cantoro R, De Luca S, S\u00e1nchez E, Sansonetti A (2016) Development Flow for On-Line Core Self-Test of Automotive Microcontrollers. IEEE Trans Comput 65(3):744\u2013754","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"5979_CR6","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/TCAD.2002.805728","volume":"22","author":"DT Blaauw","year":"2003","unstructured":"Blaauw DT, Oh C, Zolotov V, Dasgupta A (2003) Static electromigration analysis for on-chip signal interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 22(1):39\u201348","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"issue":"9","key":"5979_CR7","doi-asserted-by":"publisher","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","volume":"57","author":"JR Black","year":"1969","unstructured":"Black JR (1969) Electromigration failure modes in aluminum metallization for semiconductor devices. Proc IEEE 57(9):1587\u20131594","journal-title":"Proc IEEE"},{"issue":"4","key":"5979_CR8","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1109\/T-ED.1969.16754","volume":"16","author":"JR Black","year":"1969","unstructured":"Black JR (1969) Electromigration \u2013 A brief survey and some recent results. IEEE Trans Electron Devices 16(4):338\u2013347","journal-title":"IEEE Trans Electron Devices"},{"issue":"4","key":"5979_CR9","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1109\/5.920583","volume":"89","author":"F Caignet","year":"2001","unstructured":"Caignet F, Delmas-Bendhia S, Sicard E (2001) The challenge of signal integrity in deep-submicrometer CMOS technology. Proc IEEE 89(4):556\u2013573","journal-title":"Proc IEEE"},{"issue":"3","key":"5979_CR10","doi-asserted-by":"publisher","first-page":"209","DOI":"10.1109\/96.704931","volume":"21","author":"HH Chen","year":"1998","unstructured":"Chen HH, Neely S (1998) Interconnect and Circuit Modeling Techniques for Full-Chip Power Supply Noise Analysis. IEEE Trans Compon Packag Manuf Technol Part B 21(3):209\u2013215","journal-title":"IEEE Trans Compon Packag Manuf Technol Part B"},{"issue":"4\u20135","key":"5979_CR11","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1023\/A:1016562011549","volume":"18","author":"L Chen","year":"2002","unstructured":"Chen L, Bai X, Dey S (2002) Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores. J Electron Test (JETTA) 18(4\u20135):529\u2013538","journal-title":"J Electron Test (JETTA)"},{"issue":"4","key":"5979_CR12","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1007\/s10836-006-0630-0","volume":"23","author":"S Chun","year":"2007","unstructured":"Chun S, Kim Y (2007) Kang S (2007) MDSI: Signal integrity interconnect fault modeling and testing for SOCs. J Electron Test (JETTA) 23(4):357\u2013362","journal-title":"J Electron Test (JETTA)"},{"key":"5979_CR13","doi-asserted-by":"crossref","unstructured":"Cuviello M, Dey S, Bai X, Zhao Y (1999) Fault modeling and simulation for crosstalk in system-on-chip interconnects. In: Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201999), San Jose, CA, USA, pp 297\u2013303","DOI":"10.1109\/ICCAD.1999.810665"},{"issue":"10","key":"5979_CR14","doi-asserted-by":"publisher","first-page":"1409","DOI":"10.1109\/PROC.1971.8447","volume":"59","author":"FM d'Heurle","year":"1971","unstructured":"d\u2019Heurle FM (1971) Electromigration and failure in electronics: An introduction. Proc IEEE 59(10):1409\u20131418","journal-title":"Proc IEEE"},{"issue":"1\u20136","key":"5979_CR15","doi-asserted-by":"publisher","first-page":"123521","DOI":"10.1063\/1.3043798","volume":"104","author":"L Doyen","year":"2008","unstructured":"Doyen L, Petitprez E, Waltz P, Federspiel X, Arnaud L, Wouters Y (2008) Extensive analysis of resistance evolution due to electromigration induced degradation. J Appl Phys 104(1\u20136):123521","journal-title":"J Appl Phys"},{"key":"5979_CR16","unstructured":"Eychenne C, Zorian Y (2016) From manufacturing to functional safety use, how infield built-in self-test architecture must evolve to support real time system constraints. In: Proc. 1st IEEE International Workshop on Automotive Reliability and Test (ART), Forth Worth, TX, USA"},{"key":"5979_CR17","doi-asserted-by":"crossref","unstructured":"Grecu C, Pande P, Ivanov A, Saleh R (2006) BIST for network-on-chip interconnect infrastructures. In: Proc. 24th IEEE VLSI Test Symposium (VTS), Berkeley, CA, USA, pp30\u201335","DOI":"10.1109\/VTS.2006.22"},{"key":"5979_CR18","doi-asserted-by":"crossref","unstructured":"Hassan A, Rajski J, Agarwal  VK (1988) Testing and diagnosis of interconnects using boundary scan architecture. In. Proc. IEEE International Test Conference (ITC), Washington, DC, USA, pp 126\u2013137","DOI":"10.1109\/TEST.1988.207790"},{"issue":"7","key":"5979_CR19","doi-asserted-by":"publisher","first-page":"801","DOI":"10.1109\/TC.2002.1017700","volume":"51","author":"S Hellebrand","year":"2002","unstructured":"Hellebrand S, Wunderlich H, Ivaniuk AA, Klimets YV, Yarmolik VN (2002) Efficient online and offline testing of embedded DRAMs. IEEE Trans Comput 51(7):801\u2013809","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"5979_CR20","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1504\/IJHPSA.2011.038058","volume":"3","author":"A Hosseini","year":"2011","unstructured":"Hosseini A, Shabro V (2011) Electromigration-aware dynamic routing algorithm for network-on-chip applications. Int J High Perform Syst Archit 3(1):56\u201363","journal-title":"Int J High Perform Syst Archit"},{"key":"5979_CR21","unstructured":"http:\/\/aecouncil.com\/AECDocuments.html, accessed on 5 Aug\u00a02021"},{"key":"5979_CR22","unstructured":"Koren\u00a0I, Mani Krishna C (2007) Fault Tolerant Systems. Morgan Kaufmann Publishers , Elsevier"},{"key":"5979_CR23","doi-asserted-by":"crossref","unstructured":"Jutman A (2004) At-speed on-chip diagnosis of board-level interconnect faults. In: Proc. IEEE European Test Symposium (ETS), Corsica, France, pp 2\u20137","DOI":"10.1109\/ETSYM.2004.1347572"},{"key":"5979_CR24","doi-asserted-by":"crossref","unstructured":"Lienig\u00a0J, Thiele M (2018) Fundamentals of Electromigration-Aware Integrated Circuit Design. Springer International Publishing AG","DOI":"10.1007\/978-3-319-73558-0"},{"key":"5979_CR25","doi-asserted-by":"crossref","unstructured":"Liu C, Schneider E, Kampmann M, Hellebrand S, Wunderlich H-J (2018) Extending Aging Monitors for Early Life and Wear-out Failure Prevention. In: Proc. IEEE Asian Test Symposium (ATS), Hefei, Anhui, China, pp 92\u201397","DOI":"10.1109\/ATS.2018.00028"},{"key":"5979_CR26","doi-asserted-by":"crossref","unstructured":"Liu C, Scheider E, Wunderlich H-J (2020) Using Programmable Delay Monitors for Wear-Out and Early Life Failure Prediction. In: Proc. Design Automation and Test in Europe (DATE), Grenoble, France, pp 1\u20136","DOI":"10.23919\/DATE48585.2020.9116284"},{"key":"5979_CR27","doi-asserted-by":"crossref","unstructured":"Liu J, Jone WB, Das SR (2007) Pseudo-Exhaustive Built-in Self-Testing of Signal Integrity for High-Speed SoC Interconnects. In: Proc. IEEE Instrumentation & Measurement Technology Conference (IMTC), Warsaw, Poland, pp 1\u20134","DOI":"10.1109\/IMTC.2007.379372"},{"key":"5979_CR28","doi-asserted-by":"crossref","unstructured":"Liu Y, Mukherjee N, Rajski J, Reddy SM, Tyszer J (2018) Deterministic Stellar BIST for In-System Automotive Test. In: Proc. IEEE International Test Conference (ITC), Phoenix, AZ, USA, pp 1\u20139","DOI":"10.1109\/TEST.2018.8624872"},{"issue":"2","key":"5979_CR29","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1109\/TDMR.2012.2184288","volume":"12","author":"P Livshits","year":"2012","unstructured":"Livshits P, Sofer S (2012) Aggravated electromigration of copper interconnection lines in ULSI devices due to crosstalk noise. IEEE Trans Device Mater Reliab 12(2):341\u2013346","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5979_CR30","doi-asserted-by":"crossref","unstructured":"Mariani R, Boschi G (2005) Scrubbing and partitioning for protection of memory systems. In: Proc. IEEE International On-Line Testing Symposium (IOLTS), Saint Raphael, French Riviera, France, pp 195\u2013196","DOI":"10.1109\/IOLTS.2005.60"},{"key":"5979_CR31","doi-asserted-by":"crossref","unstructured":"Mishra V, Sapatnekar SS (2015) Circuit delay variability due to wire resistance evolution under AC electromigration. In: Proc. IEEE International Reliability Physics Symposium, Monterey, CA, USA, pp 3D.3.1\u20133D.3.7","DOI":"10.1109\/IRPS.2015.7112713"},{"key":"5979_CR32","doi-asserted-by":"crossref","unstructured":"Mohammadi M, Sadeghi-Kohan S, Masoumi N, Navabi Z (2014) An off-line MDSI interconnect BIST incorporated in BS 1149.1. In: Proc. IEEE European Test Symposium (ETS), Paderborn, Germany, pp 1\u20132","DOI":"10.1109\/ETS.2014.6847847"},{"key":"5979_CR33","doi-asserted-by":"crossref","unstructured":"Mukherjee N, Tille D, Sapati M, Liu Y, Mayer J, Milewski S, Moghaddam E, Rajski J, Solecki J, Tyszer J (2019) Test Time and Area Optimized BIST Scheme for Automotive ICs. In: Proc. IEEE International Test Conference (ITC), Washington, DC, USA, pp 1\u201310","DOI":"10.1109\/ITC44170.2019.9000133"},{"key":"5979_CR34","doi-asserted-by":"crossref","unstructured":"Nadeau-Dostie B, Cote J-F, Hulvershorn H, Pateras S (1999) An Embedded Technique for At-Speed Interconnect Testing. In: Proc. IEEE International Test Conference (ITC), Atlantic City, NJ, USA, pp 431\u2013438","DOI":"10.1109\/TEST.1999.805765"},{"key":"5979_CR35","unstructured":"Nardi A, Armato A, Lertora F (2019) Automotive Functional Safety Using LBIST and Other Detection Methods. Cadence White Paper"},{"key":"5979_CR36","doi-asserted-by":"crossref","unstructured":"Nourani M, Attarha A (2001) Built-in self-test for signal integrity. In: Proc. ACM\/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, pp 792\u2013797","DOI":"10.1145\/378239.379068"},{"issue":"7","key":"5979_CR37","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1016\/j.mejo.2010.04.014","volume":"41","author":"R Nourmandi-Pour","year":"2010","unstructured":"Nourmandi-Pour R, Khadem-Zadeh A, Rahmani AM (2010) An IEEE 1149.1-based BIST method for at-speed testing of inter-switch links in network on chip. Microelectron J 41(7):417\u2013429","journal-title":"Microelectron J"},{"key":"5979_CR38","doi-asserted-by":"crossref","unstructured":"Pateras S, Tai T (2017) Automotive semiconductor test. In: Proc. International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, pp 1\u20134","DOI":"10.1109\/VLSI-DAT.2017.7939655"},{"key":"5979_CR39","doi-asserted-by":"crossref","unstructured":"Pei S, Geng Y, Li H, Liu J, Jin S (2015) Enhanced LCCG: A Novel Test Clock Generation Scheme for Faster-than-at-Speed Delay Testing. In: Proc. 20th Asia and Sout Pacific Design Automation Conference (ASP-DAC), Chiba, Japan, pp 514\u2013519","DOI":"10.1109\/ASPDAC.2015.7059058"},{"key":"5979_CR40","unstructured":"Pei S, Li H, Li X (2010) An On-Chip Clock Generation Scheme for Faster-than-at-Speed Delay Testing. In: Proc. Design Automation and Test in Europe (DATE), Dresden, Germany, pp 1353\u20131356"},{"issue":"9","key":"5979_CR41","doi-asserted-by":"publisher","first-page":"1143","DOI":"10.1109\/43.945309","volume":"20","author":"R Pendurkar","year":"2001","unstructured":"Pendurkar R, Chatterjee A, Zorian Y (2001) Switching activity generation with automated BIST synthesis for performance testing of interconnects. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 20(9):1143\u20131158","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"key":"5979_CR42","doi-asserted-by":"crossref","unstructured":"Reimann F, Glass M, Teich J, Cook A, Gomez L, Ull D, Wunderlich H-J, Engelke P, Abelein U (2014) Advanced diagnosis: SBST and BIST integration in automotive E\/E architectures. In: Proc. ACM\/EDAC\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, pp 1\u20136","DOI":"10.1145\/2593069.2602971"},{"issue":"2","key":"5979_CR43","doi-asserted-by":"publisher","first-page":"342","DOI":"10.1109\/TVLSI.2009.2032288","volume":"19","author":"S Roy","year":"2009","unstructured":"Roy S, Dounavis A (2009) Efficient delay and crosstalk modeling of RLC interconnects using delay algebraic equations. IEEE Trans Very Large Scale Integr Syst (TVLSI) 19(2):342\u2013346","journal-title":"IEEE Trans Very Large Scale Integr Syst (TVLSI)"},{"key":"5979_CR44","doi-asserted-by":"crossref","unstructured":"Rudnicki T, Garbolino T, Gucwa K, Hlawiczka A (2009) Effective BIST for Crosstalk Faults in Interconnects. In: Proc. 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Liberec, pp 164\u2013169","DOI":"10.1109\/DDECS.2009.5012120"},{"key":"5979_CR45","doi-asserted-by":"crossref","unstructured":"Sadeghi-Kohan S, Hellebrand S (2020) Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects. In: Proc. 38th IEEE VLSI Test Symposium (VTS), pp 1\u20136","DOI":"10.1109\/VTS48691.2020.9107591"},{"issue":"3","key":"5979_CR46","doi-asserted-by":"publisher","first-page":"627","DOI":"10.1109\/TETC.2017.2771441","volume":"8","author":"S Sadeghi-Kohan","year":"2020","unstructured":"Sadeghi-Kohan S, Kamal M, Navabi Z (2020) Self-Adjusting Monitor for Measuring Aging Rate and Advancement. IEEE Trans Emerg Topics Comput 8(3):627\u2013641","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"5979_CR47","doi-asserted-by":"crossref","unstructured":"Sadeghi-Kohan S, Namaki-Shoushtari  M, Javaheri F, Navabi Z (2012) BS 1149.1 extensions for an online interconnect fault detection and recovery. In: Proc. IEEE International Test Conference (ITC), Anaheim, CA, USA, pp 1\u20139","DOI":"10.1109\/TEST.2012.6401583"},{"key":"5979_CR48","doi-asserted-by":"crossref","unstructured":"Sapatnekar SS (2019) Electromigration-Aware Interconnect Design. In: Proc. International Symp Physical Design (ISPD), San Francisco, CA, USA, pp 83\u201390","DOI":"10.1145\/3299902.3313156"},{"key":"5979_CR49","doi-asserted-by":"crossref","unstructured":"Sekar K, Dey S (2003) LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects. In: Proc. J Electronic Testing 19(2):113-123","DOI":"10.1023\/A:1022877204378"},{"issue":"5","key":"5979_CR50","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/TC.2016.2628058","volume":"66","author":"G Schley","year":"2017","unstructured":"Schley G, Dalirsani A, Eggenberger M, Hatami N, Wunderlich H, Radetzki M (2017) Multi-Layer Diagnosis for Fault-Tolerant Networks-on-Chip. IEEE Trans Comput 66(5):848\u2013861","journal-title":"IEEE Trans Comput"},{"issue":"12","key":"5979_CR51","doi-asserted-by":"publisher","first-page":"554","DOI":"10.1109\/55.260787","volume":"14","author":"J Tao","year":"1993","unstructured":"Tao J, Cheung NW, Hu C (1993) Metal electromigration damage healing under bidirectional current stress. IEEE Electron Device Lett 14(12):554\u2013556","journal-title":"IEEE Electron Device Lett"},{"issue":"4","key":"5979_CR52","doi-asserted-by":"publisher","first-page":"539","DOI":"10.1109\/16.278507","volume":"41","author":"J Tao","year":"1994","unstructured":"Tao J, Cheung NW, Hu C (1994) An electromigration failure model for interconnects under pulsed and bidirectional current stressing. IEEE Trans Electron Devices 41(4):539\u2013545","journal-title":"IEEE Trans Electron Devices"},{"issue":"11","key":"5979_CR53","doi-asserted-by":"publisher","first-page":"476","DOI":"10.1109\/55.468272","volume":"16","author":"J Tao","year":"1995","unstructured":"Tao J, Cheung NW, Hu C (1995) Modeling electromigration lifetime under bidirectional current stress. IEEE Electron Device Lett 16(11):476\u2013478","journal-title":"IEEE Electron Device Lett"},{"key":"5979_CR54","doi-asserted-by":"crossref","unstructured":"Tayade R, Abraham JA (2008) On-chip Programmable Capture for Accurate Path Delay Test and Characterization. In: Proc. IEEE International Test Conference (ITC), Santa Clara, CA, USA, pp 1\u201310","DOI":"10.1109\/TEST.2008.4700564"},{"key":"5979_CR55","doi-asserted-by":"crossref","unstructured":"Tehranipoor MH, Ahmed N, Nourani M (2003) Multiple transition model and enhanced boundary scan architecture to test interconnects for signal integrity. In: Proc. IEEE International Conference on Computer Design (ICCD), San Jose, CA, USA, pp 554\u2013559","DOI":"10.1109\/ICCD.2003.1240955"},{"issue":"5","key":"5979_CR56","doi-asserted-by":"publisher","first-page":"800","DOI":"10.1109\/TCAD.2004.826540","volume":"23","author":"MH Tehranipoor","year":"2004","unstructured":"Tehranipoor MH, Ahmed N, Nourani M (2004) Testing SoC interconnects for signal integrity using extended JTAG architecture. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 23(5):800\u2013811","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"issue":"7","key":"5979_CR57","doi-asserted-by":"publisher","first-page":"075109","DOI":"10.1063\/1.5111159","volume":"126","author":"KN Tu","year":"2019","unstructured":"Tu KN, Gusak AM (2019) A unified model of mean-time-to-failure for electromigration, thermomigration, and stress-migration based on entropy production. J Appl Phys 126(7):075109 (1\u20136)","journal-title":"J Appl Phys"},{"key":"5979_CR58","doi-asserted-by":"crossref","unstructured":"Vassighi A, Sachdev M (2006) Thermal and Power Management of Integrated Circuits. Springer","DOI":"10.1109\/TDMR.2006.876577"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05979-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-021-05979-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-021-05979-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,10]],"date-time":"2022-02-10T05:05:52Z","timestamp":1644469552000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-021-05979-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":58,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["5979"],"URL":"https:\/\/doi.org\/10.1007\/s10836-021-05979-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]},"assertion":[{"value":"16 August 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 November 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 January 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}