{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T04:04:37Z","timestamp":1778126677585,"version":"3.51.4"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s10836-022-05984-2","type":"journal-article","created":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T05:02:52Z","timestamp":1647234172000},"page":"9-20","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Hardware Obfuscation for IP Protection of DSP Applications"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7357-5636","authenticated-orcid":false,"given":"Naveenkumar","family":"R","sequence":"first","affiliation":[]},{"given":"N.M.","family":"Sivamangai","sequence":"additional","affiliation":[]},{"given":"Napolean","family":"A","sequence":"additional","affiliation":[]},{"given":"G. Akashraj","family":"Nissi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,3,14]]},"reference":[{"key":"5984_CR1","doi-asserted-by":"publisher","unstructured":"Aksoy L et al (2021) \"High-level Intellectual Property Obfuscation via Decoy Constants,\" Proc. IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS). 1\u20137. https:\/\/doi.org\/10.1109\/IOLTS52814.2021.9486714","DOI":"10.1109\/IOLTS52814.2021.9486714"},{"key":"5984_CR2","doi-asserted-by":"publisher","unstructured":"Alaql A, Hoque T, Forte D, Bhunia S (2019) \"Quality Obfuscation for Error-Tolerant and Adaptive Hardware IP Protection,\" Proc. IEEE 37th VLSI Test Symposium (VTS). 1\u20136. https:\/\/doi.org\/10.1109\/VTS.2019.8758637","DOI":"10.1109\/VTS.2019.8758637"},{"key":"5984_CR3","unstructured":"Alkabani Y, Koushanfar F\u00a0(2007) \u201cActive Hardware Metering for Intellectual Property Protection and Security.\u201d USENIX Security Symposium 291\u2013306"},{"key":"5984_CR4","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1007\/s41635-018-0036-3","volume":"2","author":"S Amir","year":"2018","unstructured":"Amir S, Shakya B, Xiaolin Xu, Jin Y, Bhunia S, Tehranipoor MM, Forte D (2018) Development and Evaluation of Hardware Obfuscation Benchmarks. Journal of Hardware and Systems Security 2:142\u2013161. https:\/\/doi.org\/10.1007\/s41635-018-0036-3","journal-title":"Journal of Hardware and Systems Security"},{"key":"5984_CR5","first-page":"1044","volume":"9","author":"KN Baluprithviraj","year":"2020","unstructured":"Baluprithviraj KN, Vijayachitra S (2020) Optimization of Logic Obfuscation Technique for Hardware Security. Int J Sci Technol Res 9:1044\u20131048","journal-title":"Int J Sci Technol Res"},{"key":"5984_CR6","doi-asserted-by":"publisher","unstructured":"Basiri MA, Sk NM (2015) \"Configurable Folded IIR Filter Design,\" in IEEE Transactions on Circuits and Systems II: Express Briefs. 62(12);1144\u20131148. https:\/\/doi.org\/10.1109\/TCSII.2015.2468917","DOI":"10.1109\/TCSII.2015.2468917"},{"key":"5984_CR7","doi-asserted-by":"publisher","unstructured":"Bottegal G, Farokhi F, Shames I (2017) \"Preserving Privacy of Finite Impulse Response Systems,\" in IEEE Control Systems Letters. 1(1):128\u2013133. https:\/\/doi.org\/10.1109\/LCSYS.2017.2709621","DOI":"10.1109\/LCSYS.2017.2709621"},{"key":"5984_CR8","doi-asserted-by":"publisher","unstructured":"Chakraborty RS, Bhunia S (2008) \u201cHardware protection and authentication through netlist level obfuscation,\u201d in Proc. IEEE\/ACM International Conference on Computer-Aided Design. 674\u2013677. https:\/\/doi.org\/10.1109\/ICCAD.2008.4681649","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"5984_CR9","doi-asserted-by":"publisher","unstructured":"Chakraborty RS, Bhunia S (2009) \u201cHARPOON: An obfuscation based SoC design methodology for hardware protection\u201d. IEEE Trans Computer-Aided Design of Integrated Circuits and Sys 28(10):1493\u20131502. https:\/\/doi.org\/10.1109\/TCAD.2009.2028166","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"5984_CR10","doi-asserted-by":"publisher","first-page":"1618","DOI":"10.1109\/TCSI.2009.2035415","volume":"57","author":"C-H Chang","year":"2010","unstructured":"Chang C-H, Cui A (2010) Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual Property. IEEE Trans Circuits Syst I Regul Pap 57:1618\u20131630. https:\/\/doi.org\/10.1109\/TCSI.2009.2035415","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5984_CR11","doi-asserted-by":"publisher","unstructured":"Chang CH, Zheng Y, Zhang L\u00a0(2017) \u201cA Retrospective and a Look Forward: Fifteen Years of Physical Unclonable Function Advancement.\u201d IEEE Circuits and Systems Magazine 17:32\u201362. https:\/\/doi.org\/10.1109\/MCAS.2017.2713305","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"5984_CR12","doi-asserted-by":"publisher","unstructured":"Dupuis S, Flottes ML, Di Natale G, Rouzeyre B\u00a0(2018) \"Protection against Hardware Trojans with Logic Testing: Proposed Solutions and Challenges Ahead,\" in IEEE Design & Test. 35(2):73\u201390.\u00a0https:\/\/doi.org\/10.1109\/MDAT.2017.2766170","DOI":"10.1109\/MDAT.2017.2766170"},{"key":"5984_CR13","doi-asserted-by":"publisher","unstructured":"Guajardo J, Kumar SS, Schrijen GJ, Tuyls P (2008) \"Brand and IP protection with physical unclonable functions,\" Proc. IEEE International Symposium on Circuits and Systems, 3186\u20133189. https:\/\/doi.org\/10.1109\/ISCAS.2008.4542135","DOI":"10.1109\/ISCAS.2008.4542135"},{"key":"5984_CR14","doi-asserted-by":"publisher","unstructured":"Islam SA, Katkoori S (2018) \"High-level synthesis of key based obfuscated RTL data paths\". Proc. 19th Int Sym Quality Electr Design (ISQED) 407\u2013412. https:\/\/doi.org\/10.1109\/ISQED.2018.8357321","DOI":"10.1109\/ISQED.2018.8357321"},{"key":"5984_CR15","doi-asserted-by":"publisher","unstructured":"Lao Y, Parhi KK (2014) \"Protecting DSP circuits through obfuscation,\" Proc.2014 IEEE International Symposium on Circuits and Systems (ISCAS), 798\u2013801. https:\/\/doi.org\/10.1109\/ISCAS.2014.6865256","DOI":"10.1109\/ISCAS.2014.6865256"},{"key":"5984_CR16","doi-asserted-by":"publisher","unstructured":"Lao Y, Parhi KK (2015) \"Obfuscating DSP Circuits via High-Level Transformations,\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23(5):819\u2013830. https:\/\/doi.org\/10.1109\/TVLSI.2014.2323976","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"5984_CR17","unstructured":"Methodology for protection and Licensing of HDL IP by Tarun Batra, Cadence Design Systems, Inc. Noida, India"},{"key":"5984_CR18","doi-asserted-by":"publisher","unstructured":"Naveenkumar R,  Sivamangai N. M.,  Napolean A. and Janani V  (2021) \"A Survey on Recent Detection Methods of the Hardware Trojans,\" Proc. 3rd International Conference on Signal Processing and Communication (ICPSC), 139\u2013143. https:\/\/doi.org\/10.1109\/ICSPC51351.2021.9451682","DOI":"10.1109\/ICSPC51351.2021.9451682"},{"key":"5984_CR19","doi-asserted-by":"publisher","unstructured":"Parhi KK (1989) \u201cAlgorithm transformation techniques for concurrent processors,\u201d Proc. IEEE. 77(12);1879\u20131895. https:\/\/doi.org\/10.1109\/5.48830","DOI":"10.1109\/5.48830"},{"key":"5984_CR20","doi-asserted-by":"publisher","unstructured":"Parhi KK (1991) \"Pipelining in algorithms with quantizer loops,\" in IEEE Transactions on Circuits and Systems. 38(7):745\u2013754. https:\/\/doi.org\/10.1109\/31.135746","DOI":"10.1109\/31.135746"},{"key":"5984_CR21","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/BF02406474","volume":"9","author":"KK Parhi","year":"1995","unstructured":"Parhi KK (1995) High-level algorithm and architecture transformations for DSP synthesis. J VLSI Sig Proc 9:121\u2013143. https:\/\/doi.org\/10.1007\/BF02406474","journal-title":"J VLSI Sig Proc"},{"key":"5984_CR22","doi-asserted-by":"publisher","unstructured":"Parhi KK (2005) \"Design of multigigabit multiplexer-loop-based decision feedback equalizers,\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 13(4):489\u2013493. https:\/\/doi.org\/10.1109\/TVLSI.2004.842935","DOI":"10.1109\/TVLSI.2004.842935"},{"key":"5984_CR23","doi-asserted-by":"publisher","unstructured":"Parhi KK, Messerschmitt DG (1989) \u201cPipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition,\u201d IEEE Transactions on Acoustics, Speech, and Signal Processing. 37(7):1099\u20131117. https:\/\/doi.org\/10.1109\/29.32286","DOI":"10.1109\/29.32286"},{"key":"5984_CR24","doi-asserted-by":"publisher","unstructured":"Parhi KK, Messerschmitt DG(1991) \u201cStatic rate-optimal scheduling of iterative data-flow programs via optimum unfolding,\u201d IEEE Transactions on Computers. 40(2):178\u2013195. https:\/\/doi.org\/10.1109\/12.73588","DOI":"10.1109\/12.73588"},{"key":"5984_CR25","doi-asserted-by":"publisher","unstructured":"Parhi KK, Wang CY, Brown AP (1992) \u201cSynthesis of control circuits in folded pipelined DSP architectures\u201d. IEEE J Solid-State Circuits 27(1):29\u201343. https:\/\/doi.org\/10.1109\/4.109555","DOI":"10.1109\/4.109555"},{"key":"5984_CR26","doi-asserted-by":"publisher","unstructured":"Roy JA, Koushanfar F, Markov IL (2008) \"EPIC: Ending Piracy of Integrated Circuits,\" Proc. Design, Automation and Test in Europe. 1069\u20131074. https:\/\/doi.org\/10.1109\/DATE.2008.4484823","DOI":"10.1109\/DATE.2008.4484823"},{"key":"5984_CR27","doi-asserted-by":"publisher","unstructured":"Sandeep P, Mennaiah Batta P, Shiva Rama Krishna P, Kiran Kumar D (2020) \"Obfuscation Mechanism for DSP Protection\u201d. Int J Eng Res Technol (IJERT) 9(5):6\u201311. https:\/\/doi.org\/10.17577\/IJERTV9IS050050","DOI":"10.17577\/IJERTV9IS050050"},{"key":"5984_CR28","doi-asserted-by":"publisher","unstructured":"Sengupta A, Rathor M (2020) \"Enhanced Security of DSP Circuits Using Multi-Key Based Structural Obfuscation and Physical-Level Watermarking for Consumer Electronics Systems,\" in IEEE Transactions on Consumer Electronics, 66(2): 163\u2013172. https:\/\/doi.org\/10.1109\/TCE.2020.2972808","DOI":"10.1109\/TCE.2020.2972808"},{"key":"5984_CR29","doi-asserted-by":"publisher","unstructured":"Sengupta A, Rathor M, Patil S, Harishchandra NG\u00a0(2020) \"Securing Hardware Accelerators Using Multi-Key Based Structural Obfuscation,\" in IEEE Letters of the Computer Society. 3(1);21\u201324. https:\/\/doi.org\/10.1109\/LOCS.2020.2984747","DOI":"10.1109\/LOCS.2020.2984747"},{"issue":"3","key":"5984_CR30","doi-asserted-by":"publisher","first-page":"17","DOI":"10.3390\/cryptography3030017","volume":"3","author":"QM Shahed","year":"2019","unstructured":"Shahed QM, Enamul and John A. Chandy, (2019) Key Generation for Hardware Obfuscation Using Strong PUFs. Cryptography 3(3):17. https:\/\/doi.org\/10.3390\/cryptography3030017","journal-title":"Journals Cryptography"},{"key":"5984_CR31","doi-asserted-by":"publisher","unstructured":"Shamsi K, Li M, Plaks K, Fazzari S, Pan DZ, Jin Y\u00a0(2019) \u201cIP Protection and Supply Chain Security through Logic Obfuscation.\u201d ACM Trans Design Automation of Electronic Sys 24(6):1\u201336. https:\/\/doi.org\/10.1145\/3342099","DOI":"10.1145\/3342099"},{"key":"5984_CR32","doi-asserted-by":"publisher","unstructured":"Shanbhag NR, Parhi KK (1993) \"Relaxed look-ahead pipelined LMS adaptive filters and their application to ADPCM coder,\" in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 40(12):753\u2013766. https:\/\/doi.org\/10.1109\/82.260240","DOI":"10.1109\/82.260240"},{"key":"5984_CR33","doi-asserted-by":"publisher","unstructured":"Suh GE, Devadas S (2007) \u201cPhysical Unclonable Functions for Device Authentication and Secret Key Generation.\u201d Proc. 44th ACM\/IEEE Design Automation Conf 9\u201314. https:\/\/doi.org\/10.1145\/1278480.1278484","DOI":"10.1145\/1278480.1278484"},{"key":"5984_CR34","doi-asserted-by":"publisher","unstructured":"Sunumol KS, Shanu N (2015) \"Obfuscation in DSP algorithms using high level transformations for hardware protection\". Proc. IEEE Recent Advs Intelligent Computational Sys (RAICS) 27\u201332. https:\/\/doi.org\/10.1109\/RAICS.2015.7488383","DOI":"10.1109\/RAICS.2015.7488383"},{"key":"5984_CR35","doi-asserted-by":"publisher","unstructured":"Vijayakumar A, Patil VC, Holcomb DE, Paar C, Kundu S\u00a0(2017) \"Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques,\" in IEEE Transactions on Information Forensics and Security. 12(1): 64\u201377. https:\/\/doi.org\/10.1109\/TIFS.2016.2601067","DOI":"10.1109\/TIFS.2016.2601067"},{"key":"5984_CR36","doi-asserted-by":"publisher","unstructured":"Wu W, Wang J, Li W, Zhang W (2009) \"Design Methods of Multi-DSP Parallel Processing System,\" Proc. WRI World Congress on Comp Sci Information Eng. 458\u2013464. https:\/\/doi.org\/10.1109\/CSIE.2009.40","DOI":"10.1109\/CSIE.2009.40"},{"key":"5984_CR37","doi-asserted-by":"publisher","unstructured":"Yier J (2015) \u201cIntroduction to Hardware Security.\u201d Electronics 4:763\u2013784. https:\/\/doi.org\/10.3390\/electronics4040763","DOI":"10.3390\/electronics4040763"},{"key":"5984_CR38","doi-asserted-by":"publisher","unstructured":"Zhu X, Basten T, Geilen M, Stuijk S (2012) \"Efficient Retiming of Multirate DSP Algorithms,\" in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 31(6);831\u2013844. https:\/\/doi.org\/10.1109\/TCAD.2011.2182352","DOI":"10.1109\/TCAD.2011.2182352"},{"key":"5984_CR39","doi-asserted-by":"publisher","unstructured":"Zhuang X, Hsien-Hsin TZ, Lee S, Pande S (2004) \u201cHardware assisted control flow obfuscation for embedded processors,\u201d in Proc. International Conference on Compilers, Architecture, And Synthesis for Embedded Systems. 292\u2013302. https:\/\/doi.org\/10.1145\/1023833.1023873","DOI":"10.1145\/1023833.1023873"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05984-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-022-05984-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05984-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T04:28:10Z","timestamp":1650947290000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-022-05984-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["5984"],"URL":"https:\/\/doi.org\/10.1007\/s10836-022-05984-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]},"assertion":[{"value":"15 November 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 January 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 March 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not Applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Research Involving Human and Animal Participants"}},{"value":"Nil.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}