{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:30:00Z","timestamp":1761921000381,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s10836-022-05986-0","type":"journal-article","created":{"date-parts":[[2022,3,10]],"date-time":"2022-03-10T04:28:15Z","timestamp":1646886495000},"page":"107-123","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Low-cost BIST Design Supporting Offline and Online Tests"],"prefix":"10.1007","volume":"38","author":[{"given":"Ahmad","family":"Menbari","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8586-6281","authenticated-orcid":false,"given":"Hadi","family":"Jahanirad","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,3,10]]},"reference":[{"key":"5986_CR1","unstructured":"Abramovici M, Breuer M, Friedman A (1990) Digital Systems Testing and Testable Design. Computer Science Press"},{"issue":"2","key":"5986_CR2","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1109\/TC.2015.2428697","volume":"65","author":"O Acevedo","year":"2015","unstructured":"Acevedo O, Kagaris D (2015) On the computation of LFSR characteristic polynomials for built-in deterministic test pattern generation. IEEE Trans Comput 65(2):664\u2013669","journal-title":"IEEE Trans Comput"},{"key":"5986_CR3","doi-asserted-by":"crossref","unstructured":"Askarzadeh M, Haghparast M, Jabbehdari S (2021) \"Power consumption reduction in built-in self-test circuits.\" J Ambient Intell Humaniz Comput 1\u201314","DOI":"10.1007\/s12652-021-03363-x"},{"issue":"4","key":"5986_CR4","doi-asserted-by":"publisher","first-page":"1106","DOI":"10.1109\/TIM.2006.876523","volume":"55","author":"S Biswas","year":"2006","unstructured":"Biswas S, Das SR, Petriu EM (2006) Space compactor design in VLSI circuits based on graph theoretic concepts. IEEE Trans Instrum Meas 55(4):1106\u20131118","journal-title":"IEEE Trans Instrum Meas"},{"key":"5986_CR5","unstructured":"Divyapreethi B, Karthik T (2015) \u201cInput Vector Monitoring Concurrent BIST Architecture using Modified SRAM Cells\", ARPN. J Eng Appl Sci 10(9):4042\u20134046"},{"key":"5986_CR6","doi-asserted-by":"crossref","unstructured":"Efanov DV, Sapozhnikov VV, Sapozhnikov VV (2017) \"Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger\u2019s code.\" Autom Remote Control 78(5):891\u2013901","DOI":"10.1134\/S0005117917050113"},{"key":"5986_CR7","doi-asserted-by":"crossref","unstructured":"Emara AS, Romanov D, Roberts GW, Aouini S, Ziabakhsh S, Parvizi M, Ben-Hamida N (2021) \"An Area-Efficient High-Resolution Segmented \u03a3 \u0394-DAC for Built-In Self-Test Applications.\" IEEE Trans Very Large Scale Integr VLSI Syst 29(11):1861-1874","DOI":"10.1109\/TVLSI.2021.3106014"},{"key":"5986_CR8","doi-asserted-by":"crossref","unstructured":"Floridia A, Mongano G, Piumatti D, Sanchez E (2019)\u00a0\"Hybrid online self-test architecture for computational units on embedded processor cores.\" In 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) 1\u20136. IEEE.","DOI":"10.1109\/DDECS.2019.8724647"},{"issue":"1","key":"5986_CR9","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1007\/s10825-018-1288-4","volume":"18","author":"H Jahanirad","year":"2019","unstructured":"Jahanirad H (2019) Efficient reliability evaluation of combinational and sequential logic circuits. J Comput Electron 18(1):343\u2013355","journal-title":"J Comput Electron"},{"issue":"4","key":"5986_CR10","first-page":"216","volume":"1","author":"H Jahanirad","year":"2017","unstructured":"Jahanirad H, Karam H (2017) BIST-based Testing and Diagnosis of LUTs in SRAM-based FPGAs. Emerging Science Journal 1(4):216\u2013225","journal-title":"Emerging Science Journal"},{"key":"5986_CR11","doi-asserted-by":"crossref","unstructured":"Jahanirad H, Karam H (2018) \"BIST-Based Online Test Approach for SRAM-Based FPGAs.\" In Proc. Iranian Conf. Electrical Engineering (ICEE), pp. 178\u2013183","DOI":"10.1109\/ICEE.2018.8472429"},{"key":"5986_CR12","doi-asserted-by":"crossref","unstructured":"Jurj SL, Rotar R, Opritoiu F, Vladutiu M (2020) \"Online Built-In Self-Test Architecture for Automated Testing of a Solar Tracking Equipment.\" In Proc. IEEE International Conference on Environment and Electrical Engineering and IEEE Industrial and Commercial Power Systems Europe (EEEIC\/I&CPS Europe), pp. 1\u20137","DOI":"10.1109\/EEEIC\/ICPSEurope49358.2020.9160850"},{"issue":"5","key":"5986_CR13","doi-asserted-by":"publisher","first-page":"581","DOI":"10.1007\/s10836-010-5167-6","volume":"26","author":"MA Kochte","year":"2010","unstructured":"Kochte MA, Zoellin CG, Wunderlich H-J (2010) Efficient Concurrent Self-Test with Partially Specified Patterns. Journal of Electric Testing 26(5):581\u2013594","journal-title":"Journal of Electric Testing"},{"key":"5986_CR14","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez LH, Khursheed SS, Reddy SM (2020)\u00a0\"LFSR generation for high test coverage and low hardware overhead.\" IET Computers & Digital Techniques 14(1):27\u201336","DOI":"10.1049\/iet-cdt.2019.0042"},{"key":"5986_CR15","doi-asserted-by":"crossref","unstructured":"Murugan SV, Sathiyabhama B (2021) \"Bit-swapping linear feedback shift register (LFSR) for power reduction using pre-charged XOR with multiplexer technique is built-in self-test.\"\u00a0J Ambient Intell Humaniz Comput\u00a012(6): 6367\u20136373","DOI":"10.1007\/s12652-020-02222-5"},{"key":"5986_CR16","unstructured":"Nikitha SA, Paulin S, Venkateshwaran SP (2015) \"A concurrent BIST architecture for online input vector monitoring.\" In Proc. International Conference on Science, Technology, and Management, pp. 1411\u20131488"},{"key":"5986_CR17","doi-asserted-by":"crossref","unstructured":"Pavlidis A, Lou\u00ebrat, MM, Faehn E, Kumar A, Stratigopoulos HG (2020) \"Symmetry-based A\/MS BIST (SymBIST): Demonstration on a SAR ADC IP\" In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 282\u2013285","DOI":"10.23919\/DATE48585.2020.9116189"},{"key":"5986_CR18","doi-asserted-by":"crossref","unstructured":"Pavlidis A, Lou\u00ebrat MM, Faehn E, Kumar A,\u00a0 Stratigopoulos HG (2021) \"SymBIST: Symmetry-Based Analog and Mixed-Signal Built-In Self-Test for Functional Safety.\"\u00a0IEEE Trans Circuits Syst I Regul Pap\u00a068(6):2580\u20132593","DOI":"10.1109\/TCSI.2021.3067180"},{"issue":"4","key":"5986_CR19","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"J Roth","year":"1966","unstructured":"Roth J (1966) Paul, \u201cDiagnosis of automata failures: A calculus and a method.\u201d IBM J Res Dev 10(4):278\u2013291","journal-title":"IBM J Res Dev"},{"key":"5986_CR20","unstructured":"Saluja KK, Sharma R, Kime CR (1987) \"Concurrent comparative testing using BIST resources.\" In Proc. International Conference on Comput Aided Des, pp. 336\u2013339"},{"key":"5986_CR21","volume-title":"Concurrent comparative built-in testing of digital circuits","author":"KK Saluja","year":"1987","unstructured":"Saluja KK, Sharma R, Kime CR (1987) Concurrent comparative built-in testing of digital circuits. University of Wisconsin, Engineering Experiment Station"},{"issue":"12","key":"5986_CR22","doi-asserted-by":"publisher","first-page":"1250","DOI":"10.1109\/43.16803","volume":"7","author":"KK Saluja","year":"1988","unstructured":"Saluja KK, Sharma R, Kime CR (1988) \u201cA concurrent testing technique for digital circuits\u201d, IEEE Trans. Comput Aided Design Integr Circuits Syst 7(12):1250\u20131260","journal-title":"Comput Aided Design Integr Circuits Syst"},{"key":"5986_CR23","doi-asserted-by":"crossref","unstructured":"Sharma R, Saluja KK (1993) Theory, analysis, and implementation of an online BIST technique. VLSI Design 1(1):9\u201322","DOI":"10.1155\/1993\/34963"},{"key":"5986_CR24","doi-asserted-by":"publisher","first-page":"29366","DOI":"10.1109\/ACCESS.2021.3059171","volume":"9","author":"V Shivakumar","year":"2021","unstructured":"Shivakumar V, Senthilpari C, Yusoff Z (2021) A Low-Power and Area-Efficient Design of a Weighted Pseudorandom Test-Pattern Generator for a Test-Per-Scan Built-in Self-Test Architecture. IEEE Access 9:29366\u201329379","journal-title":"IEEE Access"},{"key":"5986_CR25","doi-asserted-by":"crossref","unstructured":"Voyiatzis I (2012) \"Input Vector Monitoring Online Concurrent BIST based on multi-level decoding logic.\" In Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1251\u20131256","DOI":"10.1109\/DATE.2012.6176684"},{"key":"5986_CR26","doi-asserted-by":"crossref","unstructured":"Voyiatzis I, Efstathiou C (2013) Input vector monitoring concurrent BIST architecture using SRAM cells.\u00a0IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a022(7):1625-1629","DOI":"10.1109\/TVLSI.2013.2278439"},{"key":"5986_CR27","doi-asserted-by":"crossref","unstructured":"Voyiatzis I, Halatsis C (2005) \"A Low-Cost Concurrent BIST Scheme for Increased Dependability,\" IEEE Trans Dependable Secure Comput 2(2):150-156","DOI":"10.1109\/TDSC.2005.16"},{"issue":"8","key":"5986_CR28","doi-asserted-by":"publisher","first-page":"1012","DOI":"10.1109\/TC.2008.49","volume":"57","author":"I Voyiatzis","year":"2008","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D, Halatsis C, Makri FS, Hatzimihail M (2008) An input vector monitoring concurrent BIST architecture based on a pre-computed test set. IEEE Trans Comput 57(8):1012\u20131022","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"5986_CR29","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TR.2004.842091","volume":"54","author":"I Voyiatzis","year":"2005","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D, Kranitis N, Halatsis C (2005) A Concurrent Built-In Self Test Architecture Based on a Self-Testing RAM. IEEE Trans Reliability 54(1):69\u201378","journal-title":"IEEE Trans Reliability"},{"issue":"4","key":"5986_CR30","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2757278","volume":"20","author":"R Wang","year":"2015","unstructured":"Wang R, Chakrabarty K, Bhawmik S (2015) Built-in self-test and test scheduling for interposer-based 2.5 D IC. ACM Transactions on Design Automation of Electronic Systems (TODAES) 20(4):1\u201324","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"issue":"5","key":"5986_CR31","first-page":"1090","volume":"37","author":"C-H Wang","year":"2017","unstructured":"Wang C-H, Hsieh T-Y (2017) On the probability of detection lossless concurrent error detection based on implications. IEEE Trans Comput Aided Des Integr Circuits Syst 37(5):1090\u20131103","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5986_CR32","doi-asserted-by":"crossref","unstructured":"Wu TB, Liu HZ, Liu P.X, Guo DS, Sun HM (2013) A cost-efficient input vector monitoring concurrent online BIST scheme based on multi-level decoding logic. J Electron Test 29(4):585\u2013600","DOI":"10.1007\/s10836-013-5380-1"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05986-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-022-05986-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05986-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T04:27:54Z","timestamp":1650947274000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-022-05986-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["5986"],"URL":"https:\/\/doi.org\/10.1007\/s10836-022-05986-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2022,2]]},"assertion":[{"value":"29 November 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 February 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 March 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}