{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T20:38:58Z","timestamp":1779914338160,"version":"3.53.1"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s10836-022-05989-x","type":"journal-article","created":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T23:03:18Z","timestamp":1649458998000},"page":"63-76","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["A Low Power-Consumption Triple-Node-Upset-Tolerant Latch Design"],"prefix":"10.1007","volume":"38","author":[{"given":"Yingchun","family":"Lu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5949-2690","authenticated-orcid":false,"given":"Guangzhen","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang","family":"Yao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maoxiang","family":"Yi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,4,9]]},"reference":[{"key":"5989_CR1","doi-asserted-by":"crossref","unstructured":"Binder D, Smith EC, Holman AB (1975)\u00a0Satellite anomalies from galactic cosmic rays. IEEE Trans Nucl Sci, NS-22(6):2675\u20132680","DOI":"10.1109\/TNS.1975.4328188"},{"key":"5989_CR2","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1016\/j.nima.2016.05.120","volume":"831","author":"Y Zhang","year":"2016","unstructured":"Zhang Y, Liu S, Xuecheng Du, Yuan Y, He C, Ren X, Xiaozhi Du, Li Y (2016) Primary single event effect studies on Xilinx 28-nm System-on-Chip (SoC). Nucl Instrum Methods Phys Res, Sect A 831:339\u2013343","journal-title":"Nucl Instrum Methods Phys Res, Sect A"},{"key":"5989_CR3","doi-asserted-by":"crossref","unstructured":"Andrews JL, Schroeder JE, Gingerich BL, Kolasinski WA, Koga R, Diehl SE (1982) Single event error immune CMOS ram. IEEE Trans Nucl Sci, NS-29(6):2040\u20132043","DOI":"10.1109\/TNS.1982.4336492"},{"key":"5989_CR4","doi-asserted-by":"publisher","unstructured":"Amusan OA, Sternberg AL, Witulski AF, Bhuva BL, Black JD, Baze MP, Massengill LW (2007) Single event upsets in a 130 nm hardened latch design due to charge sharing, Proc. 2007 IEEE Int Reliab Phys Symp Proc. 45th Annual 306\u2013311. https:\/\/doi.org\/10.1109\/RELPHY.2007.369908","DOI":"10.1109\/RELPHY.2007.369908"},{"key":"5989_CR5","doi-asserted-by":"publisher","unstructured":"Watkins A, Tragoudas S (2020) Radiation hardened latch designs for double and triple node upsets. IEEE Trans Emerg Topics Comput 8(3):616\u2013626.\u00a0https:\/\/doi.org\/10.1109\/TETC.2017.2776285","DOI":"10.1109\/TETC.2017.2776285"},{"issue":"7","key":"5989_CR6","doi-asserted-by":"publisher","first-page":"1445","DOI":"10.1109\/TCSI.2011.2177135","volume":"59","author":"H Nan","year":"2012","unstructured":"Nan H, Choi K (2012) High performance. Low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology. IEEE Transactions on Circuits and Systems I: Regular Papers 59(7):1445\u20131457. https:\/\/doi.org\/10.1109\/TCSI.2011.2177135","journal-title":"Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology, IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"9","key":"5989_CR7","doi-asserted-by":"publisher","first-page":"1255","DOI":"10.1109\/TC.2007.1070","volume":"56","author":"M Omana","year":"2007","unstructured":"Omana M, Rossi D, Metra C (2007) Latch susceptibility to transient faults and new hardening approach. IEEE Trans Comput 56(9):1255\u20131268. https:\/\/doi.org\/10.1109\/TC.2007.1070","journal-title":"IEEE Trans Comput"},{"key":"5989_CR8","doi-asserted-by":"publisher","unstructured":"Lin S, Kim YB, Lombardi F (2010) Design and performance evaluation of radiation hardened latches for nanoscale CMOS. IEEE Trans Very Large Scale Integr VLSI Syst 19(7):1315\u20131319.\u00a0https:\/\/doi.org\/10.1109\/TVLSI.2010.2047954","DOI":"10.1109\/TVLSI.2010.2047954"},{"key":"5989_CR9","doi-asserted-by":"publisher","unstructured":"Liang H, Wang Z, Huang Z, Yan A (2014) Design of a radiation hardened latch for low-power circuits. Proc. 2014 IEEE 23rd Asian Test Symp 19\u201324. https:\/\/doi.org\/10.1109\/ATS.2014.16","DOI":"10.1109\/ATS.2014.16"},{"issue":"1","key":"5989_CR10","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/TETC.2018.2871861","volume":"9","author":"A Yan","year":"2021","unstructured":"Yan A, Lai C, Zhang Y, Cui J, Huang Z, Song J, Guo J, Wen X (2021) Novel low cost, double-and-triple-node-upset-tolerant latch designs for nano-scale CMOS. IEEE Trans Emerg Top Comput 9(1):520\u2013533. https:\/\/doi.org\/10.1109\/TETC.2018.2871861","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"6","key":"5989_CR11","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878. https:\/\/doi.org\/10.1109\/23.556880","journal-title":"IEEE Trans Nucl Sci"},{"key":"5989_CR12","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1007\/s10836-015-5533-5","volume":"31","author":"Z Huang","year":"2015","unstructured":"Huang Z, Liang H, Hellebrand S (2015) A high performance SEU tolerant latch. J Electron Test 31:349\u2013359. https:\/\/doi.org\/10.1007\/s10836-015-5533-5","journal-title":"J Electron Test"},{"key":"5989_CR13","doi-asserted-by":"publisher","unstructured":"Eftaxiopoulos N, Axelos N, Zervakis G, Tsoumanis K, Pekmestzi K (2015) Delta DICE: A Double Node Upset resilient latch. Proc. 2015 IEEE 58th Int Midwest Symp Circuits Syst (MWSCAS) 1\u20134.\u00a0https:\/\/doi.org\/10.1109\/MWSCAS.2015.7282145","DOI":"10.1109\/MWSCAS.2015.7282145"},{"issue":"3","key":"5989_CR14","doi-asserted-by":"publisher","first-page":"879","DOI":"10.1109\/TCSI.2019.2959007","volume":"67","author":"A Yan","year":"2020","unstructured":"Yan A, Ling Y, Cui J, Chen Z, Huang Z, Song J, Girard P, Wen X (2020) Quadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs. IEEE Trans Circuits Syst I Regul Pap 67(3):879\u2013890. https:\/\/doi.org\/10.1109\/TCSI.2019.2959007","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5989_CR15","doi-asserted-by":"publisher","unstructured":"Watkins A, Tragouodas S (2016) A highly robust double node upset tolerant latch, Proc. 2016 IEEE Int Symp Defect Fault Tolerance VLSI Nanotechnol Syst (DFT).\u00a0https:\/\/doi.org\/10.1109\/DFT.2016.7684062","DOI":"10.1109\/DFT.2016.7684062"},{"key":"5989_CR16","doi-asserted-by":"publisher","unstructured":"Eftaxiopoulos N, Axelos N, Pekmestzi K (2015) DONUT: A double node upset tolerant Latch. Proc. 2015 IEEE Comput Soc Ann Symp VLSI 509\u2013514.\u00a0https:\/\/doi.org\/10.1109\/ISVLSI.2015.72","DOI":"10.1109\/ISVLSI.2015.72"},{"key":"5989_CR17","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1007\/s10836-015-5551-3","volume":"31","author":"Y Li","year":"2015","unstructured":"Li Y, Wang H, Yao S, Yan Xi, Gao Z, Jiangtao Xu, Circuits DNUHL (2015) J Electron Test 31:537\u2013548. https:\/\/doi.org\/10.1007\/s10836-015-5551-3","journal-title":"J Electron Test"},{"issue":"6","key":"5989_CR18","doi-asserted-by":"publisher","first-page":"2024","DOI":"10.1109\/TNS.1982.4336490","volume":"29","author":"GC Messenger","year":"1982","unstructured":"Messenger GC (1982) Collection of charge on junction nodes from ion tracks. IEEE Trans Nucl Sci 29(6):2024\u20132031. https:\/\/doi.org\/10.1109\/TNS.1982.4336490","journal-title":"IEEE Trans Nucl Sci"},{"key":"5989_CR19","doi-asserted-by":"publisher","unstructured":"Song Z, Yan A, Cui J, Chen Z, Li X, Wen X, Lai C, Huang Z, Liang H (2019) A novel triple-node-upset-tolerant CMOS latch design using single-node-upset-resilient cells. Proc. 2019 IEEE Int Test Conf Asia (ITC-Asia) 139\u2013144. https:\/\/doi.org\/10.1109\/ITC-Asia.2019.00037","DOI":"10.1109\/ITC-Asia.2019.00037"},{"issue":"2","key":"5989_CR20","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/TAES.2019.2925448","volume":"56","author":"A Yan","year":"2020","unstructured":"Yan A, Feng X, Yuanjie Hu, Lai C, Cui J, Chen Z, Miyase K, Wen X (2020) Design of a triple-node-upset self-recoverable latch for aerospace applications in harsh radiation environments. IEEE Trans Aerosp Electron Syst 56(2):1163\u20131171. https:\/\/doi.org\/10.1109\/TAES.2019.2925448","journal-title":"IEEE Trans Aerosp Electron Syst"},{"issue":"6","key":"5989_CR21","doi-asserted-by":"publisher","first-page":"789","DOI":"10.1109\/TC.2020.2966200","volume":"69","author":"A Yan","year":"2020","unstructured":"Yan A, Yuanjie Hu, Cui J, Chen Z, Huang Z, Ni T, Girard P, Wen X (2020) Information assurance through redundant design: A novel TNU error-resilient latch for harsh radiation environment. IEEE Trans Comput 69(6):789\u2013799. https:\/\/doi.org\/10.1109\/TC.2020.2966200","journal-title":"IEEE Trans Comput"},{"issue":"19","key":"5989_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.15.20180753","volume":"15","author":"D Lin","year":"2018","unstructured":"Lin D, Yiran Xu, Li X, Xie X, Jiang J, Ren J, Zhu H, Zhang Z, Zou S (2018) A novel self-recoverable and triple node upset resilience DICE latch. Institute of Electronics, Information and Communication Engineers Electronics Express 15(19):1\u20139. https:\/\/doi.org\/10.1587\/elex.15.20180753","journal-title":"Institute of Electronics, Information and Communication Engineers Electronics Express"},{"key":"5989_CR23","doi-asserted-by":"publisher","unstructured":"Kumar CI (2019) Bulusu anand a highly reliable and energy-efficient triple-node-upset-tolerant latch design. IEEE Trans Nucl Sci 66(10):2196\u20132206.\u00a0https:\/\/doi.org\/10.1109\/TNS.2019.2939380","DOI":"10.1109\/TNS.2019.2939380"},{"key":"5989_CR24","doi-asserted-by":"crossref","unstructured":"Katsarou K, Tsiatouhas Y (2015) Soft error interception latch: double node charge sharing SEU tolerant design. Electron Lett 51(4):330\u2013332.","DOI":"10.1049\/el.2014.4374"},{"issue":"1","key":"5989_CR25","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1016\/j.microrel.2016.06.004","volume":"63","author":"A Yan","year":"2016","unstructured":"Yan A, Liang H, Huang Z, Jiang C, Ouyang Y, Li X (2016) An SEU resilient, SET filterable and cost-effective latch in presence of PVT variations. Microelectron Reliab 63(1):239\u2013250. https:\/\/doi.org\/10.1016\/j.microrel.2016.06.004","journal-title":"Microelectron Reliab"},{"issue":"3","key":"5989_CR26","doi-asserted-by":"publisher","first-page":"1912","DOI":"10.1109\/TNS.2016.2547963","volume":"63","author":"A Neale","year":"2016","unstructured":"Neale A, Sachdev M (2016) Neutron radiation induced soft error rates for an Adjacent-ECC protected SRAM in 28 nm CMOS. IEEE Trans Nucl Sci 63(3):1912\u20131917. https:\/\/doi.org\/10.1109\/TNS.2016.2547963","journal-title":"IEEE Trans Nucl Sci"},{"key":"5989_CR27","doi-asserted-by":"publisher","unstructured":"Yan A, Xu Z, Feng X, Cui J, Chen Z, Ni T, Huang Z, Girard P, Wen X (2020) Novel Quadruple-Node-Upset-Tolerant Latch Designs with Optimized Overhead for Reliable Computing in Harsh Radiation Environments, IEEE Trans Emerg Topics Comput (99):1\u20131.\u00a0https:\/\/doi.org\/10.1109\/TETC.2020.3025584","DOI":"10.1109\/TETC.2020.3025584"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05989-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-022-05989-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05989-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T04:28:13Z","timestamp":1650947293000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-022-05989-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["5989"],"URL":"https:\/\/doi.org\/10.1007\/s10836-022-05989-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]},"assertion":[{"value":"18 October 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 February 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 April 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}