{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:09Z","timestamp":1740123549803,"version":"3.37.3"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62172058","61702052"],"award-info":[{"award-number":["62172058","61702052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004735","name":"Hunan Provincial Natural Science Foundation of China","doi-asserted-by":"crossref","award":["2020JJ4622"],"award-info":[{"award-number":["2020JJ4622"]}],"id":[{"id":"10.13039\/501100004735","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1007\/s10836-022-05996-y","type":"journal-article","created":{"date-parts":[[2022,4,15]],"date-time":"2022-04-15T08:02:52Z","timestamp":1650009772000},"page":"165-180","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["An Accurate Estimation Algorithm for Failure Probability of Logic Circuits Using Correlation Separation"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4375-3187","authenticated-orcid":false,"given":"Shuo","family":"Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binyong","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sicheng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weizheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,4,15]]},"reference":[{"issue":"8","key":"5996_CR1","doi-asserted-by":"publisher","first-page":"1515","DOI":"10.1109\/TCAD.2017.2778107","volume":"37","author":"A Alaghi","year":"2018","unstructured":"Alaghi A, Qian W, Hayes JP (2018) The Promise and Challenge of Stochastic Computing. IEEE Trans Comput Aided Des Integr Circuits Syst 37(8):1515\u20131531","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"8","key":"5996_CR2","doi-asserted-by":"publisher","first-page":"506","DOI":"10.1016\/j.mejo.2010.06.002","volume":"41","author":"H Asadi","year":"2010","unstructured":"Asadi H, Tahoori MB (2010) Soft error modeling and remediation techniques in ASIC designs. Microelectron J 41(8):506\u2013522","journal-title":"Microelectron J"},{"issue":"6","key":"5996_CR3","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1016\/j.microrel.2011.12.031","volume":"52","author":"H Asadi","year":"2012","unstructured":"Asadi H, Tahoori MB, Fazeli M et al (2012) Efficient algorithms to accurately compute derating factors of digital circuits. Microelectron Reliab 52(6):1215\u20131226","journal-title":"Microelectron Reliab"},{"issue":"6","key":"5996_CR4","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar S (2005) Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6):10\u201316","journal-title":"IEEE Micro"},{"issue":"3","key":"5996_CR5","doi-asserted-by":"publisher","first-page":"216","DOI":"10.1109\/MDT.2004.8","volume":"21","author":"MA Breuer","year":"2004","unstructured":"Breuer MA, Gupta SK, Mak TM (2004) Defect and error tolerance in the presence of massive numbers of defects. IEEE Des Test Comput 21(3):216\u2013227","journal-title":"IEEE Des Test Comput"},{"issue":"9","key":"5996_CR6","doi-asserted-by":"publisher","first-page":"1449","DOI":"10.1016\/j.microrel.2011.06.054","volume":"51","author":"H Cai","year":"2011","unstructured":"Cai H, Petit H, Naviner JF (2011) Reliability aware design of low power continuous-time sigma\u2013delta modulator. Microelectron Reliab 51(9):1449\u20131453","journal-title":"Microelectron Reliab"},{"doi-asserted-by":"crossref","unstructured":"Cai J, Chen C (2017) Circuit Reliability Analysis Using Signal Reliability Correlations. In: Proceedings of 2017 IEEE International Conference on Software Quality, Reliability and Security Companion (QRS-C), Prague, pp 171\u2013176","key":"5996_CR7","DOI":"10.1109\/QRS-C.2017.34"},{"issue":"4","key":"5996_CR8","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1007\/s10836-020-05898-x","volume":"36","author":"S Cai","year":"2020","unstructured":"Cai S, He B, Wang W et al (2020) Soft Error Reliability Evaluation of Nanoscale Logic Circuits in the Presence of Multiple Transient Faults. J Electron Test 36(4):469\u2013483","journal-title":"J Electron Test"},{"issue":"2","key":"5996_CR9","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1007\/s10836-019-05791-2","volume":"35","author":"S Cai","year":"2019","unstructured":"Cai S, Wang W, Yu F et al (2019) Single Event Transient Propagation Probabilities Analysis for Nanometer CMOS Circuits. J Electron Test 35(2):163\u2013172","journal-title":"J Electron Test"},{"issue":"6","key":"5996_CR10","doi-asserted-by":"publisher","first-page":"1109","DOI":"10.1109\/TCAD.2018.2834425","volume":"38","author":"X Cao","year":"2019","unstructured":"Cao X, Xiao L, Li J, Zhang R, Liu S, Wang J (2019) A Layout-Based Soft Error Vulnerability Estimation Approach for Combinational Circuits Considering Single Event Multiple Transients (SEMTs). IEEE Trans Comput Aided Des Integr Circuits Syst 38(6):1109\u20131122","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"10","key":"5996_CR11","doi-asserted-by":"publisher","first-page":"1586","DOI":"10.1109\/TCAD.2015.2422845","volume":"34","author":"M Ebrahimi","year":"2015","unstructured":"Ebrahimi M, Evans A, Tahoori MB et al (2015) Comprehensive Analysis of Sequential and Combinational Soft Errors in an Embedded Processor. IEEE Trans Comput Aided Des Integr Circuits Syst 34(10):1586\u20131599","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5996_CR12","doi-asserted-by":"publisher","first-page":"935","DOI":"10.1109\/TR.2015.2440234","volume":"64","author":"AH El-Maleh","year":"2015","unstructured":"El-Maleh AH, Daud KAK (2015) Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits. IEEE Trans Reliab 64(3):935\u2013948","journal-title":"IEEE Trans Reliab"},{"doi-asserted-by":"crossref","unstructured":"Fazeli M, Ahmadian SN, Miremadi SG, Asadi H, Tahoori MB (2011) Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs). In: Proceedings of 2011 Design, Automation & Test in Europe, Grenoble, pp 1\u20136","key":"5996_CR13","DOI":"10.1109\/DATE.2011.5763020"},{"doi-asserted-by":"crossref","unstructured":"Franco DT, Vasconcelos MC, Naviner L, Naviner J (2008) Reliability of logic circuits under multiple simultaneous faults. In: Proceedings of 2008 51st Midwest Symposium on Circuits and Systems, Knoxville, TN, pp 265\u2013268","key":"5996_CR14","DOI":"10.1109\/MWSCAS.2008.4616787"},{"issue":"2","key":"5996_CR15","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1016\/j.microrel.2010.07.154","volume":"51","author":"J Han","year":"2011","unstructured":"Han J, Chen H, Boykin E et al (2011) Reliability evaluation of logic circuits using probabilistic gate models. Microelectron Reliab 51(2):468\u2013476","journal-title":"Microelectron Reliab"},{"issue":"6","key":"5996_CR16","doi-asserted-by":"publisher","first-page":"1336","DOI":"10.1109\/TC.2012.276","volume":"63","author":"J Han","year":"2014","unstructured":"Han J, Chen H, Liang J et al (2014) A Stochastic Computational Approach for Accurate and Efficient Reliability Evaluation. IEEE Trans Comput 63(6):1336\u20131350","journal-title":"IEEE Trans Comput"},{"key":"5996_CR17","first-page":"161","volume-title":"Chips","author":"B Hoefflinger","year":"2020","unstructured":"Hoefflinger B (2020) ITRS: The internationaltechnology roadmap for semiconductors. In: Hoefflinger B (ed) Chips. Springer, Berlin, pp 161\u2013174"},{"issue":"6","key":"5996_CR18","doi-asserted-by":"publisher","first-page":"1748","DOI":"10.1109\/TC.2015.2458868","volume":"65","author":"W Ibrahim","year":"2016","unstructured":"Ibrahim W (2016) Identifying the Worst Reliability Input Vectors and the Associated Critical Logic Gates. IEEE Trans Comput 65(6):1748\u20131760","journal-title":"IEEE Trans Comput"},{"unstructured":"Ibrahim W, Amer H (2016) Critical nodes count algorithm for accurate input vectors reliability ranking. In: Proceedings of the Summer Computer Simulation Conference, Montreal, Quebec, Canada, Article 19, pp 1\u20137","key":"5996_CR19"},{"issue":"2","key":"5996_CR20","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/TR.2018.2876475","volume":"68","author":"W Ibrahim","year":"2019","unstructured":"Ibrahim W, Ibrahim H (2019) Multithreaded and Reconvergent Aware Algorithms for Accurate Digital Circuits Reliability Estimation. IEEE Trans Reliab 68(2):514\u2013525","journal-title":"IEEE Trans Reliab"},{"issue":"5","key":"5996_CR21","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/TC.2014.2315633","volume":"64","author":"W Ibrahim","year":"2015","unstructured":"Ibrahim W, Shousha M, Chinneck JW (2015) Accurate and Efficient Estimation of Logic Circuits Reliability Bounds. IEEE Trans Comput 64(5):1217\u20131229","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"5996_CR22","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1016\/S0375-9601(02)01365-8","volume":"305","author":"LB Kish","year":"2002","unstructured":"Kish LB (2002) End of Moore\u2019s law: thermal (noise) death of integration in micro and nano electronics. Phys Lett A 305(3):144\u2013149","journal-title":"Phys Lett A"},{"doi-asserted-by":"crossref","unstructured":"Krishnaswamy S, Viamontes GF, Markov IL, Hayes JP (2005) Accurate reliability evaluation and enhancement via probabilistic transfer matrices. In: Proceedings of Design, Automation and Test in Europe, Munich, Germany, vol 1, pp 282\u2013287","key":"5996_CR23","DOI":"10.1109\/DATE.2005.47"},{"issue":"1","key":"5996_CR24","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1145\/1297666.1297674","volume":"13","author":"S Krishnaswamy","year":"2008","unstructured":"Krishnaswamy S, Viamontes GF, Markov IL et al (2008) Probabilistic transfer matrices in symbolic reliability analysis of logic circuits. ACM Trans Des Autom Electron Syst 13(1):8","journal-title":"ACM Trans Des Autom Electron Syst"},{"issue":"3","key":"5996_CR25","doi-asserted-by":"publisher","first-page":"687","DOI":"10.1109\/TR.2012.2209249","volume":"61","author":"B Liu","year":"2012","unstructured":"Liu B, Cai L (2012) Reliability Evaluation for Single Event Transients on Digital Circuits. IEEE Trans Reliab 61(3):687\u2013691","journal-title":"IEEE Trans Reliab"},{"issue":"12","key":"5996_CR26","doi-asserted-by":"publisher","first-page":"2933","DOI":"10.1109\/TNS.2017.2772267","volume":"64","author":"B Liu","year":"2017","unstructured":"Liu B, Cai L (2017) Monte Carlo Reliability Model for Single-Event Transient on Combinational Circuits. IEEE Trans Nucl Sci 64(12):2933\u20132937","journal-title":"IEEE Trans Nucl Sci"},{"issue":"5537","key":"5996_CR27","doi-asserted-by":"publisher","first-page":"2044","DOI":"10.1126\/science.293.5537.2044","volume":"293","author":"JD Meindl","year":"2001","unstructured":"Meindl JD, Chen Q, Davis JA (2001) Limits on Silicon Nanoelectronics for Terascale Integration. Science 293(5537):2044\u20132049","journal-title":"Science"},{"doi-asserted-by":"crossref","unstructured":"Miskov-Zivanov N, Marculescu D (2006) MARS-C: modeling and reduction of soft errors in combinational circuits. In: Proceedings of the 43rd annual Design Automation Conference, San Francisco, CA, USA, pp 767\u2013772","key":"5996_CR28","DOI":"10.1145\/1146909.1147104"},{"doi-asserted-by":"crossref","unstructured":"Miskov-Zivanov N, Marculescu D (2007) Soft Error Rate Analysis for Sequential Circuits 2007 Design. In: Proc Automation & Test in Europe Conference & Exhibition, Nice, pp 1\u20136","key":"5996_CR29","DOI":"10.1109\/DATE.2007.364500"},{"issue":"10","key":"5996_CR30","doi-asserted-by":"publisher","first-page":"1614","DOI":"10.1109\/TCAD.2010.2061131","volume":"29","author":"N Miskov-Zivanov","year":"2010","unstructured":"Miskov-Zivanov N, Marculescu D (2010) Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach. IEEE Trans Comput Aided Des Integr Circuits Syst 29(10):1614\u20131627","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"doi-asserted-by":"crossref","unstructured":"Naviner L, Liu K, Cai H, Naviner J (2014) Efficient computation of combinational circuits reliability based on probabilistic transfer matrix. In: Proceedings of 2014 IEEE International Conference on IC Design & Technology, Austin, TX, pp 1\u20134","key":"5996_CR31","DOI":"10.1109\/ICICDT.2014.6838588"},{"issue":"3","key":"5996_CR32","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1109\/TDMR.2005.855790","volume":"5","author":"M Nicolaidis","year":"2005","unstructured":"Nicolaidis M (2005) Design for soft error mitigation. IEEE Trans Device Mater Reliab 5(3):405\u2013418","journal-title":"IEEE Trans Device Mater Reliab"},{"unstructured":"Patel KN, Markov LL, Hayes JP (2003) Evaluating circuit reliability under probabilistic gate-level fault models. In: Proceedings of International Workshop on Logic Synthesis (IWLS), 2003, pp 59\u201364","key":"5996_CR33"},{"issue":"4","key":"5996_CR34","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1109\/TDSC.2010.26","volume":"8","author":"I Polian","year":"2011","unstructured":"Polian I, Hayes JP, Reddy SM, Becker B (2011) Modeling and Mitigating Transient Errors in Logic Circuits. IEEE Trans Dependable Secure Comput 8(4):537\u2013547","journal-title":"IEEE Trans Dependable Secure Comput"},{"issue":"1","key":"5996_CR35","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1109\/TC.2010.202","volume":"60","author":"W Qian","year":"2011","unstructured":"Qian W, Li X, Riedel MD, Bazargan K, Lilja DJ (2011) An Architecture for Fault-Tolerant Computation with Stochastic Logic. IEEE Trans Comput 60(1):93\u2013105","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"5996_CR36","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1109\/TCAD.2007.891036","volume":"26","author":"RR Rao","year":"2007","unstructured":"Rao RR, Chopra K, Blaauw DT, Sylvester DM (2007) Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors. IEEE Trans Comput Aided Des Integr Circuits Syst 26(3):468\u2013479","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"2","key":"5996_CR37","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2010.50","volume":"27","author":"SK Saha","year":"2010","unstructured":"Saha SK (2010) Modeling process variability in scaled CMOS technology. IEEE Des Test Comput 27(2):8\u201316","journal-title":"IEEE Des Test Comput"},{"issue":"4","key":"5996_CR38","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1109\/MDT.2008.113","volume":"25","author":"NR Shanbhag","year":"2008","unstructured":"Shanbhag NR et al (2008) The Search for Alternative Computational Paradigms. IEEE Des Test Comput 25(4):334\u2013343","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"5996_CR39","doi-asserted-by":"publisher","first-page":"938","DOI":"10.1109\/TR.2019.2897455","volume":"68","author":"J Xiao","year":"2019","unstructured":"Xiao J, Lou J, Jiang J (2019) A Fast and Effective Sensitivity Calculation Method for Circuit Input Vectors. IEEE Trans Reliab 68(3):938\u2013953","journal-title":"IEEE Trans Reliab"},{"issue":"1","key":"5996_CR40","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/TETC.2018.2871861","volume":"9","author":"A Yan","year":"2018","unstructured":"Yan A, Lai C, Zhang Y et al (2018) Novel Low Cost, Double and Triple Node Upset Tolerant Latch Designs for Nano-scale CMOS. IEEE Trans Emerg Top Comput 9(1):520\u2013533","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"10","key":"5996_CR41","doi-asserted-by":"publisher","first-page":"2140","DOI":"10.1109\/TCAD.2005.862738","volume":"25","author":"M Zhang","year":"2006","unstructured":"Zhang M, Shanbhag NR (2006) Soft-Error-Rate-Analysis (SERA) Methodology. IEEE Trans Comput Aided Des Integr Circuits Syst 25(10):2140\u20132155","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05996-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-022-05996-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-05996-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,21]],"date-time":"2022-06-21T03:34:47Z","timestamp":1655782487000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-022-05996-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":41,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,4]]}},"alternative-id":["5996"],"URL":"https:\/\/doi.org\/10.1007\/s10836-022-05996-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2022,4]]},"assertion":[{"value":"26 August 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 March 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 April 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interests"}}]}}