{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:18:14Z","timestamp":1771467494099,"version":"3.50.1"},"reference-count":103,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1007\/s10836-022-06028-5","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T06:04:38Z","timestamp":1667455478000},"page":"527-546","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["AFIA: ATPG-Guided Fault Injection Attack on Secure Logic Locking"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6307-8273","authenticated-orcid":false,"given":"Yadi","family":"Zhong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayush","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Tanjidur","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Navid","family":"Asadizanjani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,11,3]]},"reference":[{"key":"6028_CR1","unstructured":"Alkabani Y, Koushanfar F (2007) Active hardware metering for intellectual property protection and security. In: USENIX Security Symposium, pp 291\u2013306"},{"key":"6028_CR2","doi-asserted-by":"crossref","unstructured":"Alrahis L, Patnaik S, Khalid F, Hanif MA, Saleh H, Shafique M, Sinanoglu O (2021a) GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for provably secure logic locking. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), IEEE, pp 780\u2013785","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"6028_CR3","doi-asserted-by":"publisher","first-page":"2508","DOI":"10.1109\/TIFS.2021.3057576","volume":"16","author":"L Alrahis","year":"2021","unstructured":"Alrahis L, Patnaik S, Knechtel J, Saleh H, Mohammad B, Al-Qutayri M, Sinanoglu O (2021b) UNSAIL: Thwarting oracle-less machine learning attacks on logic locking. IEEE Trans Inf Forensics and Secur 16:2508\u20132523","journal-title":"IEEE Trans Inf Forensics and Secur"},{"key":"6028_CR4","doi-asserted-by":"crossref","unstructured":"Alrahis L, Yasin M, Limaye N, Saleh H, Mohammad B, Alqutayri M, Sinanoglu O (2019) ScanSAT: Unlocking static and dynamic scan obfuscation. Trans Emerg Topics Computing 9(4):1867-1882","DOI":"10.1109\/TETC.2019.2940750"},{"key":"6028_CR5","doi-asserted-by":"crossref","unstructured":"Azar KZ, Kamali HM, Homayoun H, Sasan A (2019) SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. In: IACR Transactions on Cryptographic Hardware and Embedded Systems, pp 97\u2013122","DOI":"10.46586\/tches.v2019.i1.97-122"},{"key":"6028_CR6","doi-asserted-by":"publisher","first-page":"73133","DOI":"10.1109\/ACCESS.2021.3080257","volume":"9","author":"KZ Azar","year":"2021","unstructured":"Azar KZ, Kamali HM, Homayoun H, Sasan A (2021a) From cryptography to logic locking: a survey on the architecture evolution of secure scan chains. IEEE Access 9:73133\u201373151","journal-title":"IEEE Access"},{"key":"6028_CR7","doi-asserted-by":"crossref","unstructured":"Azar KZ, Kamali HM, Roshanisefat S, Homayoun H, Sotiriou CP, Sasan A (2021b) Data flow obfuscation: a new paradigm for obfuscating circuits. IEEE Trans Very Large Scale Integr Syst 29(4):643\u2013656","DOI":"10.1109\/TVLSI.2021.3060345"},{"key":"6028_CR8","doi-asserted-by":"crossref","unstructured":"Barenghi A, Bertoni GM, Breveglieri L, Pellicioli M, Pelosi G (2010) Low voltage fault attacks to AES. In: International Symposium on Hardware-Oriented Security and Trust (HOST), pp 7\u201312","DOI":"10.1109\/HST.2010.5513121"},{"key":"6028_CR9","doi-asserted-by":"crossref","unstructured":"Barenghi A, Bertoni GM, Breveglieri L, Pelosi G (2013) A fault induction technique based on voltage underfeeding with application to attacks against AES and RSA. J Syst Softw 1864\u20131878","DOI":"10.1016\/j.jss.2013.02.021"},{"key":"6028_CR10","doi-asserted-by":"crossref","unstructured":"Barenghi A, Breveglieri L, Koren I, Naccache D (2012) Fault injection attacks on cryptographic devices: Theory, practice, and countermeasures. Proceedings of the IEEE, pp 3056\u20133076","DOI":"10.1109\/JPROC.2012.2188769"},{"issue":"1","key":"6028_CR11","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MDT.2010.24","volume":"27","author":"A Baumgarten","year":"2010","unstructured":"Baumgarten A, Tyagi A, Zambreno J (2010) Preventing IC piracy using reconfigurable logic barriers. IEEE Des Test Comput 27(1):66\u201375","journal-title":"IEEE Des Test Comput"},{"key":"6028_CR12","doi-asserted-by":"crossref","unstructured":"Beerel P, Georgiou M, Hamlin B, Malozemoff AJ, Nuzzo P (2022) Towards a formal treatment of logic locking. Cryptology ePrint Archive","DOI":"10.46586\/tches.v2022.i2.92-114"},{"key":"6028_CR13","doi-asserted-by":"crossref","unstructured":"Bl\u00f6mer J, Seifert JP (2003) Fault based cryptanalysis of the advanced encryption standard (AES). In: International Conference on Financial Cryptography, Springer, pp 162\u2013181","DOI":"10.1007\/978-3-540-45126-6_12"},{"key":"6028_CR14","doi-asserted-by":"crossref","unstructured":"Boneh D, DeMillo RA, Lipton RJ (1997) On the importance of checking cryptographic protocols for faults. In: International Conference on the Theory and Applications of Cryptographic Techniques, pp 37\u201351","DOI":"10.1007\/3-540-69053-0_4"},{"key":"6028_CR15","unstructured":"Bushnell ML, Agrawal VD (2004) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, Frontiers in Electronic Testing Series Volume 17. Springer Science & Business Media"},{"key":"6028_CR16","doi-asserted-by":"crossref","unstructured":"Canivet G, Maistri P, Leveugle R, Cl\u00e9di\u00e8re J, Valette F, Renaudin M (2011) Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA. J Cryptol 247\u2013268","DOI":"10.1007\/s00145-010-9083-9"},{"key":"6028_CR17","doi-asserted-by":"crossref","unstructured":"Castillo E, Meyer-Baese U, Garc\u00eda A, Parrilla L, Lloris A (2007) IPP@HDL: Efficient intellectual property protection scheme for IP cores. IEEE Trans VLSI (TVLSI) 578\u2013591","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"6028_CR18","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Bhunia S (2008) Hardware protection and authentication through netlist level obfuscation. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, pp 674\u2013677","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"6028_CR19","doi-asserted-by":"crossref","unstructured":"Charbon E (1998) Hierarchical watermarking in IC design. In: Proceedings of the IEEE Custom Integrated Circuits Conference, pp 295\u2013298","DOI":"10.1109\/CICC.1998.694985"},{"key":"6028_CR20","volume-title":"Introduction to algorithms","author":"T Cormen","year":"2009","unstructured":"Cormen T, Leiserson C, Rivest R, Stein C (2009) Introduction to algorithms. MIT Press, Computer Science"},{"key":"6028_CR21","doi-asserted-by":"crossref","unstructured":"Dehbaoui A, Dutertre JM, Robisson B, Tria A (2012) Electromagnetic transient faults injection on a hardware and a software implementations of AES. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, pp 7\u201315","DOI":"10.1109\/FDTC.2012.15"},{"key":"6028_CR22","doi-asserted-by":"crossref","unstructured":"Dusart P, Letourneux G, Vivolo O (2003) Differential fault analysis on AES. In: International Conference on Applied Cryptography and Network Security, pp 293\u2013306","DOI":"10.1007\/978-3-540-45203-4_23"},{"key":"6028_CR23","doi-asserted-by":"crossref","unstructured":"Duvalsaint D, Jin X, Niewenhuis B, Blanton R (2019a) Characterization of locked combinational circuits via ATPG. In: IEEE International Test Conference (ITC), pp 1\u201310","DOI":"10.1109\/ITC44170.2019.9000130"},{"key":"6028_CR24","doi-asserted-by":"crossref","unstructured":"Duvalsaint D, Liu Z, Ravikumar A, Blanton RD (2019b) Characterization of locked sequential circuits via ATPG. In: 2019 IEEE International Test Conference in Asia (ITC-Asia), IEEE, pp 97\u2013102","DOI":"10.1109\/ITC-Asia.2019.00030"},{"key":"6028_CR25","unstructured":"Dworkin MJ, Barker EB, Nechvatal JR, Foti J, Bassham LE, Roback E, Dray Jr JF (2001) Advanced Encryption Standard (AES). NIST Publication Series: Federal Information Processing Standards (NIST FIPS)-197, pp 1\u201351"},{"key":"6028_CR26","doi-asserted-by":"crossref","unstructured":"El\u00a0Massad M, Garg S, Tripunitara M (2017) Reverse engineering camouflaged sequential circuits without scan access. In: 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), IEEE, pp 33\u201340","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"6028_CR27","doi-asserted-by":"crossref","unstructured":"Fukunaga T, Takahashi J (2009) Practical fault attack on a cryptographic LSI with ISO\/IEC 18033-3 block ciphers. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, pp 84\u201392","DOI":"10.1109\/FDTC.2009.34"},{"key":"6028_CR28","doi-asserted-by":"crossref","unstructured":"Guilley S, Sauvage L, Danger JL, Selmane N, Pacalet R (2008) Silicon-level solutions to counteract passive and active attacks. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, pp 3\u201317","DOI":"10.1109\/FDTC.2008.18"},{"key":"6028_CR29","doi-asserted-by":"crossref","unstructured":"Guin U, Shi Q, Forte D, Tehranipoor MM (2016) FORTIS: a comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Transactions on Design Automation of Electronic Systems (TODAES), p\u00a063","DOI":"10.1145\/2893183"},{"key":"6028_CR30","doi-asserted-by":"crossref","unstructured":"Guin U, Zhou Z, Singh A (2017) A novel Design-for-Security (DFS) architecture to prevent unauthorized IC overproduction. In: VLSI Test Symposium (VTS), pp 1\u20136","DOI":"10.1109\/VTS.2017.7928946"},{"key":"6028_CR31","doi-asserted-by":"crossref","unstructured":"Guin U, Zhou Z, Singh A (2018) Robust Design-for-Security architecture for enabling trust in IC manufacturing and test. Transactions on Very Large Scale Integration (VLSI) Systems, pp 818\u2013830","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"6028_CR32","doi-asserted-by":"crossref","unstructured":"Hsueh MC, Tsai TK, Iyer RK (1997) Fault injection techniques and tools. Computer 30(4):75\u201382","DOI":"10.1109\/2.585157"},{"key":"6028_CR33","doi-asserted-by":"crossref","unstructured":"Jain A, Rahman T, Guin U (2020) ATPG-guided fault injection attacks on logic locking. In: IEEE Physical Assurance and Inspection of Electronics (PAINE), pp 1\u20136","DOI":"10.1109\/PAINE49178.2020.9337734"},{"issue":"4","key":"6028_CR34","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3442379","volume":"26","author":"A Jain","year":"2021","unstructured":"Jain A, Zhou Z, Guin U (2021) TAAL: tampering attack on any key-based logic locked circuits. ACM Trans Des Automation Electronic Syst 26(4):1\u201322","journal-title":"ACM Trans Des Automation Electronic Syst"},{"key":"6028_CR35","unstructured":"Jarvis RW, McIntyre MG (2007) Split manufacturing method for advanced semiconductor circuits. US Patent 7,195,931"},{"key":"6028_CR36","doi-asserted-by":"crossref","unstructured":"Kahng AB, Lach J, Mangione-Smith WH, Mantik S, Markov IL, Potkonjak M, Tucker P, Wang H, Wolfe G (2001) Constraint-based watermarking techniques for design IP protection. IEEE Transactions on CAD of Integrated Circuits and Systems, pp 1236\u20131252","DOI":"10.1109\/43.952740"},{"key":"6028_CR37","doi-asserted-by":"crossref","unstructured":"Kamali HM, Azar KZ, Gaj K, Homayoun H, Sasan A (2018) LUT-Lock: a novel LUT-based logic obfuscation for FPGA-Bitstream and ASIC-Hardware protection. In: 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), IEEE, pp 405\u2013410","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"6028_CR38","doi-asserted-by":"crossref","unstructured":"Kamali HM, Azar KZ, Homayoun H, Sasan A (2019) Full-lock: Hard distributions of sat instances for obfuscating circuits using fully configurable logic and routing blocks. In: Proceedings of the 56th Annual Design Automation Conference 2019, pp 1\u20136","DOI":"10.1145\/3316781.3317831"},{"key":"6028_CR39","doi-asserted-by":"crossref","unstructured":"Kamali HM, Azar KZ, Homayoun H, Sasan A (2020) Interlock: an intercorrelated logic and routing locking. In: 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD), IEEE, pp 1\u20139","DOI":"10.1145\/3400302.3415667"},{"key":"6028_CR40","unstructured":"Kamali HM, Azar KZ, Farahmandi F, Tehranipoor M (2022) Advances in logic locking: Past, present, and prospects. Cryptology ePrint Archive"},{"key":"6028_CR41","unstructured":"Karmakar R, Chatopadhyay S, Kapur R (2018) Encrypt flip-flop: a novel logic encryption technique for sequential circuits. arXiv preprint:\u00a0arXiv:1801.04961"},{"key":"6028_CR42","doi-asserted-by":"crossref","unstructured":"Lee CY, Xie J (2019) High capability and low-complexity: Novel fault detection scheme for finite field multipliers over gf (2 m) based on mspb. In: 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), IEEE, pp 21\u201330","DOI":"10.1109\/HST.2019.8741034"},{"key":"6028_CR43","unstructured":"Lee J, Tebranipoor M, Plusquellic J (2006) A low-cost solution for protecting IPs against scan-based side-channel attacks. In: 24th IEEE VLSI Test Symposium, IEEE, p 6"},{"key":"6028_CR44","doi-asserted-by":"crossref","unstructured":"Limaye N, Sengupta A, Nabeel M, Sinanoglu O (2019) Is robust Design-for-Security robust enough? Attack on locked circuits with restricted scan chain access. arXiv preprint:\u00a0arXiv:1906.07806","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"6028_CR45","doi-asserted-by":"crossref","unstructured":"Paar C, Pelzl J (2009) Understanding cryptography: a textbook for students and practitioners. Springer Science & Business Media","DOI":"10.1007\/978-3-642-04101-3"},{"key":"6028_CR46","unstructured":"PHEMOS-1000 Emission microscope, HAMAMATSU. https:\/\/www.hamamatsu.com\/eu\/en\/product\/semiconductor-manufacturing-support-systems\/failure-analysis-system\/C11222-16.html. Accessed 25 Sep 2022"},{"key":"6028_CR47","doi-asserted-by":"crossref","unstructured":"Piret G, Quisquater JJ (2003) A differential fault attack technique against SPN structures, with application to the AES and KHAZAD. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp 77\u201388","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"6028_CR48","unstructured":"Pouget V, Douin A, Lewis D, Fouillat P, Foucard G, Peronnard P, Maingot V, Ferron J, Anghel L, Leveugle R et\u00a0al (2007) Tools and methodology development for pulsed laser fault injection in SRAM-based FPGAs. In: Latin-American Test Workshop (LATW)"},{"key":"6028_CR49","unstructured":"Qu G, Potkonjak M (2007) Intellectual property protection in VLSI designs: Theory and practice. Springer Sc. & Business Media"},{"key":"6028_CR50","doi-asserted-by":"crossref","unstructured":"Rahman MS, Guo R, Kamali HM, Rahman F, Farahmandi F, Abdel-Moneum M (2022) O\u2019Clock: Lock the clock via clock-gating for SoC IP protection. In: Design Automation Conf. (DAC), pp 1\u20136","DOI":"10.1145\/3489517.3530542"},{"issue":"4","key":"6028_CR51","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3444960","volume":"26","author":"MS Rahman","year":"2021","unstructured":"Rahman MS, Nahiyan A, Rahman F, Fazzari S, Plaks K, Farahmandi F, Forte D, Tehranipoor M (2021) Security assessment of dynamically obfuscated scan chain against oracle-guided attacks. ACM Trans Des Automation Electronic Syst 26(4):1\u201327","journal-title":"ACM Trans Des Automation Electronic Syst"},{"key":"6028_CR52","doi-asserted-by":"crossref","unstructured":"Rahman MT, Asadizanjani N (2019) Backside security assessment of modern SoCs. In: International Workshop on Microprocessor\/SoC Test, Security and Verification (MTV), pp 18\u201324","DOI":"10.1109\/MTV48867.2019.00012"},{"key":"6028_CR53","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/j.vlsi.2019.12.007","volume":"72","author":"MT Rahman","year":"2020","unstructured":"Rahman MT, Rahman MS, Wang H, Tajik S, Khalil W, Farahmandi F, Forte D, Asadizanjani N, Tehranipoor M (2020) Defense-in-depth: a recipe for logic locking to prevail. Integration 72:39\u201357","journal-title":"Integration"},{"key":"6028_CR54","doi-asserted-by":"crossref","unstructured":"Rahman MT, Tajik S, Rahman MS, Tehranipoor M, Asadizanjani N (2020) The key is left under the mat: on the inappropriate security assumption of logic locking schemes. In: 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), IEEE, pp 262\u2013272","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"6028_CR55","doi-asserted-by":"crossref","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R (2012) Security analysis of logic obfuscation. In: Proceedings of Annual Design Automation Conference, pp 83\u201389","DOI":"10.1145\/2228360.2228377"},{"key":"6028_CR56","doi-asserted-by":"crossref","unstructured":"Rajendran J, Zhang H, Zhang C, Rose GS, Pino Y, Sinanoglu O, Karri R (2015) Fault analysis-based logic encryption. IEEE Transactions on Computers, pp 410\u2013424","DOI":"10.1109\/TC.2013.193"},{"issue":"5","key":"6028_CR57","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2004","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2004) Embedded deterministic test. IEEE Trans Comput Aided Des Integr Circ Syst 23(5):776\u2013792","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"6028_CR58","doi-asserted-by":"crossref","unstructured":"Roshanisefat S, Mardani\u00a0Kamali H, Sasan A (2018) SRCLock: SAT-Resistant cyclic logic locking for protecting the hardware. In: Proceedings of 2018 Great Lakes Symposium on VLSI, pp 153\u2013158","DOI":"10.1145\/3194554.3194596"},{"key":"6028_CR59","doi-asserted-by":"crossref","unstructured":"Roy JA, Koushanfar F, Markov IL (2008) EPIC: Ending Piracy of Integrated Circuits. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp 1069\u20131074","DOI":"10.1109\/DATE.2008.4484823"},{"key":"6028_CR60","doi-asserted-by":"crossref","unstructured":"Roy JA, Koushanfar F, Markov IL (2010) Ending piracy of integrated circuits. Computer 30\u201338","DOI":"10.1109\/MC.2010.284"},{"key":"6028_CR61","unstructured":"Salmani H, Tehranipoor M, Trust-Hub [Online]. Available: https:\/\/trust-hub.org\/home. Accessed 25 Sep 2022"},{"issue":"8","key":"6028_CR62","doi-asserted-by":"publisher","first-page":"1057","DOI":"10.1109\/43.298042","volume":"13","author":"J Savir","year":"1994","unstructured":"Savir J, Patil S (1994) Broad-side delay test. IEEE Trans Comput Aided Des Integr Circ Syst 13(8):1057\u20131064","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"6028_CR63","unstructured":"Schmidt JM, Hutter M (2007) Optical and EM fault-attacks on CRT-based RSA: Concrete results"},{"key":"6028_CR64","doi-asserted-by":"crossref","unstructured":"Selmane N, Guilley S, Danger JL (2008) Practical setup time violation attacks on AES. In: Seventh European Dependable Computing Conference, pp 91\u201396","DOI":"10.1109\/EDCC-7.2008.11"},{"key":"6028_CR65","doi-asserted-by":"crossref","unstructured":"Selmke B, Heyszl J, Sigl G (2016) Attack on a DFA protected AES by simultaneous laser fault injections. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, pp 36\u201346","DOI":"10.1109\/FDTC.2016.16"},{"key":"6028_CR66","doi-asserted-by":"crossref","unstructured":"Sengupta A, Ashraf M, Nabeel M, Sinanoglu O (2018a) Customized locking of IP blocks on a Multi-Million-Gate SoC. In: International Conference on Computer-Aided Design (ICCAD), pp 1\u20137","DOI":"10.1145\/3240765.3243467"},{"key":"6028_CR67","doi-asserted-by":"crossref","unstructured":"Sengupta A, Nabeel M, Yasin M, Sinanoglu O (2018b) ATPG-based cost-effective, secure logic locking. In: VLSI Test Symposium (VTS), pp 1\u20136","DOI":"10.1109\/VTS.2018.8368625"},{"issue":"12","key":"6028_CR68","doi-asserted-by":"publisher","first-page":"4439","DOI":"10.1109\/TCAD.2020.2968898","volume":"39","author":"A Sengupta","year":"2020","unstructured":"Sengupta A, Nabeel M, Limaye N, Ashraf M, Sinanoglu O (2020) Truly stripping functionality for logic locking: a fault-based perspective. IEEE Trans Comput Aided Des Integr Circ Syst 39(12):4439\u20134452","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"6028_CR69","unstructured":"SFLL_rem. https:\/\/github.com\/micky960\/SFLL_fault. Accessed 25 Sep 2022"},{"key":"6028_CR70","doi-asserted-by":"crossref","unstructured":"Shakya B, Xu X, Tehranipoor M, Forte D (2020) Cas-lock: a security-corruptibility trade-off resilient logic locking scheme. IACR Transactions on Cryptographic Hardware and Embedded Systems, pp 175\u2013202","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"6028_CR71","doi-asserted-by":"crossref","unstructured":"Shamsi K, Li M, Plaks K, Fazzari S, Pan DZ, Jin Y (2019a) IP protection and supply chain security through logic obfuscation: a systematic overview. ACM Transactions on Design Automation of Electronic Systems (TODAES) 24(6):1\u201336","DOI":"10.1145\/3342099"},{"key":"6028_CR72","doi-asserted-by":"crossref","unstructured":"Shamsi K, Pan DZ, Jin Y (2019b) IcySAT: Improved SAT-based attacks on cyclic locked circuits. In: 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), IEEE, pp 1\u20137","DOI":"10.1109\/ICCAD45719.2019.8942049"},{"key":"6028_CR73","doi-asserted-by":"crossref","unstructured":"Shamsi K, Pan DZ, Jin Y (2019c) On the impossibility of approximation-resilient circuit locking. In: 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), IEEE, pp 161\u2013170","DOI":"10.1109\/HST.2019.8741035"},{"issue":"4","key":"6028_CR74","doi-asserted-by":"publisher","first-page":"656","DOI":"10.1002\/j.1538-7305.1949.tb00928.x","volume":"28","author":"CE Shannon","year":"1949","unstructured":"Shannon CE (1949) Communication theory of secrecy systems. Bell Syst Tech J 28(4):656\u2013715","journal-title":"Bell Syst Tech J"},{"key":"6028_CR75","doi-asserted-by":"crossref","unstructured":"Shen H, Asadizanjani N, Tehranipoor M, Forte D (2018) Nanopyramid: an optical scrambler against backside probing attacks. In: Proceedings on International Symposium for Testing and Failure Analysis (ISTFA), p 280","DOI":"10.31399\/asm.cp.istfa2018p0280"},{"key":"6028_CR76","doi-asserted-by":"publisher","first-page":"2514","DOI":"10.1109\/TIFS.2020.2968183","volume":"15","author":"D Sirone","year":"2020","unstructured":"Sirone D, Subramanyan P (2020) Functional analysis attacks on logic locking. IEEE Trans Inf Forensics Secur 15:2514\u20132527","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"6028_CR77","doi-asserted-by":"crossref","unstructured":"Sisejkovic D, Merchant F, Reimann LM, Leupers R (2021) Deceptive logic locking for hardware integrity protection against machine learning attacks. IEEE Trans Comput Aided Des Integr Circ Syst pp 1-14","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"6028_CR78","doi-asserted-by":"crossref","unstructured":"Skarin D, Barbosa R, Karlsson J (2010) GOOFI-2: a tool for experimental dependability assessment. In: IEEE\/IFIP International Conference on Dependable Systems & Networks (DSN), pp 557\u2013562","DOI":"10.1109\/DSN.2010.5544265"},{"key":"6028_CR79","doi-asserted-by":"crossref","unstructured":"Skorobogatov S (2010) Optical fault masking attacks. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, pp 23\u201329","DOI":"10.1109\/FDTC.2010.18"},{"key":"6028_CR80","doi-asserted-by":"crossref","unstructured":"Skorobogatov SP, Anderson RJ (2002) Optical fault induction attacks. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp 2\u201312","DOI":"10.1007\/3-540-36400-5_2"},{"key":"6028_CR81","doi-asserted-by":"crossref","unstructured":"Subramanyan P, Ray S, Malik S (2015) Evaluating the security of logic encryption algorithms. In: IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp 137\u2013143","DOI":"10.1109\/HST.2015.7140252"},{"key":"6028_CR82","doi-asserted-by":"crossref","unstructured":"Sweeney J, Zackriya VM, Pagliarini S, Pileggi L (2020) Latch-based logic locking. In: 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), IEEE, pp 132\u2013141","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"6028_CR83","unstructured":"Synopsys (2021a) Design compiler graphical: Create a better starting point for faster physical implementation. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/design-compiler-graphical.html"},{"key":"6028_CR84","unstructured":"Synopsys (2021b) TetraMAX ATPG: Automatic test pattern generation. https:\/\/www.synopsys.com\/implementation-and-signoff\/test-automation\/testmax-atpg.html"},{"key":"6028_CR85","doi-asserted-by":"crossref","unstructured":"Tehranipoor M, Wang C (2011) Introduction to hardware security and trust. Springer Science & Business Media","DOI":"10.1007\/978-1-4419-8080-9"},{"key":"6028_CR86","unstructured":"TestMAX DFT, Design-for-Test Implementation, Synopsys. https:\/\/www.synopsys.com\/content\/dam\/synopsys\/implementation &signoff\/datasheets\/testmax-dft-ds.pdf. Accessed 25 Sep 2022"},{"key":"6028_CR87","doi-asserted-by":"crossref","unstructured":"Torrance R, James D (2009) The state-of-the-art in IC reverse engineering. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp 363\u2013381","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"6028_CR88","doi-asserted-by":"crossref","unstructured":"Tsai T, Iyer R (1995) FTAPE - a fault injection tool to measure fault tolerance. In: Computing in Aerospace Conference, p 1041","DOI":"10.2514\/6.1995-1041"},{"key":"6028_CR89","doi-asserted-by":"crossref","unstructured":"Vashistha N, Lu H, Shi Q, Rahman MT, Shen H, Woodard DL, Asadizanjani N, Tehranipoor M (2018) Trojan scanner: Detecting hardware trojans with rapid SEM imaging combined with image processing and machine learning. In: Proceedings on International Symposium for Testing and Failure Analysis, p 256","DOI":"10.31399\/asm.cp.istfa2018p0256"},{"key":"6028_CR90","doi-asserted-by":"crossref","unstructured":"Wang X, Zhang D, He M, Su D, Tehranipoor M (2018) Secure scan and test using obfuscation throughout supply chain. Transactions on Computer-Aided Design of Integrated Circuits and Systems 37(9):1867\u20131880","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"6028_CR91","doi-asserted-by":"crossref","unstructured":"Wu H, Ferranti D, Stern L (2014) Precise nanofabrication with multiple ion beams for advanced circuit edit. Microelectron Reliab 1779\u20131784","DOI":"10.1016\/j.microrel.2014.08.003"},{"key":"6028_CR92","doi-asserted-by":"crossref","unstructured":"Xie Y, Srivastava A (2016) Anti-SAT: Mitigating SAT attack on logic locking. In: International Conference on Cryptographic Hardware and Embedded Systems, pp 127\u2013146","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"6028_CR93","doi-asserted-by":"crossref","unstructured":"Xie Y, Srivastava A (2017) Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction. In: Proceedings of the 54th Annual Design Automation Conference, pp 1\u20136","DOI":"10.1145\/3061639.3062226"},{"issue":"2","key":"6028_CR94","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2018.2801220","volume":"38","author":"Y Xie","year":"2019","unstructured":"Xie Y, Srivastava A (2019) Anti-SAT: Mitigating SAT attack on logic locking. IEEE Trans Comput Aided Des Integr Circ Syst 38(2):199\u2013207","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"6028_CR95","unstructured":"Xilinx (2021) Xilinx Kintex-7 FPGA KC705 evaluation kit. https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-k7-kc705-g.html"},{"key":"6028_CR96","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran JJ, Sinanoglu O (2016a) SARLock: SAT attack resistant logic locking. In: IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp 236\u2013241","DOI":"10.1109\/HST.2016.7495588"},{"key":"6028_CR97","doi-asserted-by":"crossref","unstructured":"Yasin M, Rajendran JJ, Sinanoglu O, Karri R (2016b) On improving the security of logic locking. Transactions on Computer-Aided Design of Integrated Circuits and Systems 35(9):1411\u20131424","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"6028_CR98","doi-asserted-by":"crossref","unstructured":"Yasin M, Sengupta A, Nabeel MT, Ashraf M, Rajendran JJ, Sinanoglu O (2017) Provably-secure logic locking: from theory to practice. In: Proceedings of ACM SIGSAC Conference on Computer and Communications Security, pp 1601\u20131618","DOI":"10.1145\/3133956.3133985"},{"key":"6028_CR99","unstructured":"Yeh A (2012) Trends in the global IC design service market. DIGITIMES Research"},{"key":"6028_CR100","doi-asserted-by":"crossref","unstructured":"Zhang J, Yuan F, Wei L, Liu Y, Xu Q (2015) VeriTrust: Verification for Hardware Trust. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 34(7):1148\u20131161","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"6028_CR101","doi-asserted-by":"crossref","unstructured":"Zhang Y, Cui P, Zhou Z, Guin U (2019) TGA: an oracle-less and topology-guided attack on logic locking. In: Proceedings of the 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop, pp 75\u201383","DOI":"10.1145\/3338508.3359576"},{"key":"6028_CR102","doi-asserted-by":"crossref","unstructured":"Zhang Y, Jain A, Cui P, Zhou Z, Guin U (2020) A novel topology-guided attack and its countermeasure towards secure logic locking. J Cryptogr Eng 1\u201314","DOI":"10.1007\/s13389-020-00243-6"},{"key":"6028_CR103","unstructured":"Zhong Y, Guin U (2022) Complexity analysis of the SAT attack on logic locking. arXiv preprint:\u00a0arXiv:2207.01808"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-06028-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-022-06028-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-022-06028-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,23]],"date-time":"2022-11-23T05:25:07Z","timestamp":1669181107000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-022-06028-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":103,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022,10]]}},"alternative-id":["6028"],"URL":"https:\/\/doi.org\/10.1007\/s10836-022-06028-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]},"assertion":[{"value":"10 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 October 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflicts of interest to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}