{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:32Z","timestamp":1740123632297,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001849","name":"DRDO","doi-asserted-by":"crossref","award":["RIC-035"],"award-info":[{"award-number":["RIC-035"]}],"id":[{"id":"10.13039\/501100001849","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1007\/s10836-023-06050-1","type":"journal-article","created":{"date-parts":[[2023,3,29]],"date-time":"2023-03-29T02:02:23Z","timestamp":1680055343000},"page":"111-122","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Intrinsic Based Self-healing Adder Design Using Chromosome Reconstruction Algorithm"],"prefix":"10.1007","volume":"39","author":[{"given":"Raghavendra","family":"Kumar Sakali","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4708-4769","authenticated-orcid":false,"given":"Noor","family":"Mahammad Shak","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,3,29]]},"reference":[{"issue":"3","key":"6050_CR1","doi-asserted-by":"publisher","first-page":"289","DOI":"10.3233\/ICA-180561","volume":"25","author":"M Almeida","year":"2018","unstructured":"Almeida M, Pedrino EC (2018) Hybrid evolvable hardware for automatic generation of image filters. Integr Comput Aided Eng 25(3):289\u2013303","journal-title":"Integr Comput Aided Eng"},{"issue":"4","key":"6050_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2392616.2392620","volume":"5","author":"F Cancare","year":"2012","unstructured":"Cancare F, Bartolini DB, Carminati M, Sciuto D, Santambrogio MD (2012) On the evolution of hardware circuits via reconfigurable architectures. ACM Trans Reconfigurable Technol Syst (TRETS) 5(4):1\u201322","journal-title":"ACM Trans Reconfigurable Technol Syst (TRETS)"},{"key":"6050_CR3","doi-asserted-by":"crossref","unstructured":"Eiben AE, Smith JE et al (2003) Introduction to evolutionary computing 53","DOI":"10.1007\/978-3-662-05094-1"},{"issue":"1","key":"6050_CR4","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1007\/s10710-017-9312-1","volume":"19","author":"O Garnica","year":"2018","unstructured":"Garnica O, Glette K, Torresen J (2018) Comparing three online evolvable hardware implementations of a classification system. Genet Program Evolvable Mach 19(1):211\u2013234","journal-title":"Genet Program Evolvable Mach"},{"issue":"3","key":"6050_CR5","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1007\/s10710-011-9141-6","volume":"12","author":"PC Haddow","year":"2011","unstructured":"Haddow PC, Tyrrell AM (2011) Challenges of evolvable hardware: past, present and the path to a promising future. Genet Program Evolvable Mach 12(3):183\u2013215","journal-title":"Genet Program Evolvable Mach"},{"key":"6050_CR6","doi-asserted-by":"crossref","unstructured":"Huang X, Wu N, Zhang X, Liu Y (2015) An evolutionary algorithm based on novel hybrid repair strategy for combinational logic circuits. IEICE Electron Exp pp. 12\u201320150765","DOI":"10.1587\/elex.12.20150765"},{"issue":"6","key":"6050_CR7","doi-asserted-by":"publisher","first-page":"949","DOI":"10.1109\/TEVC.2017.2779874","volume":"22","author":"G Jian","year":"2018","unstructured":"Jian G, Mengfei Y (2018) Evolutionary fault tolerance method based on virtual reconfigurable circuit with neural network architecture. IEEE Trans Evol Comput 22(6):949\u2013960. https:\/\/doi.org\/10.1109\/TEVC.2017.2779874","journal-title":"IEEE Trans Evol Comput"},{"issue":"1","key":"6050_CR8","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.arcontrol.2012.03.005","volume":"36","author":"J Jiang","year":"2012","unstructured":"Jiang J, Yu X (2012) Fault-tolerant control systems: A comparative study between active and passive approaches. Annu Rev Control 36(1):60\u201372","journal-title":"Annu Rev Control"},{"key":"6050_CR9","doi-asserted-by":"crossref","unstructured":"Lohn J, Larchev G, DeMara R (2003) A genetic representation for evolutionary fault recovery in Virtex FPGAs. In: International conference on evolvable systems. Springer, pp 47\u201356","DOI":"10.1007\/3-540-36553-2_5"},{"issue":"7","key":"6050_CR10","doi-asserted-by":"publisher","first-page":"1501","DOI":"10.1007\/s13042-019-01053-x","volume":"11","author":"AW Mohamed","year":"2020","unstructured":"Mohamed AW, Hadi AA, Mohamed AK (2020) Gaining-sharing knowledge based algorithm for solving optimization problems: a novel nature-inspired algorithm. Int J Mach Learn Cybern 11(7):1501\u20131529","journal-title":"Int J Mach Learn Cybern"},{"issue":"2","key":"6050_CR11","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1007\/s10710-018-9340-5","volume":"20","author":"J Mora","year":"2019","unstructured":"Mora J, Salvador R, de la Torre E (2019) On the scalability of evolvable hardware architectures: comparison of systolic array and cartesian genetic programming. Genet Program Evolvable Mach 20(2):155\u2013186","journal-title":"Genet Program Evolvable Mach"},{"issue":"6","key":"6050_CR12","doi-asserted-by":"publisher","first-page":"2065","DOI":"10.1109\/TNS.2007.910871","volume":"54","author":"KS Morgan","year":"2007","unstructured":"Morgan KS, McMurtrey DL, Pratt BH, Wirthlin MJ (2007) A comparison of tmr with alternative fault-tolerant design techniques for FPGAs. IEEE Trans Nucl Sci 54(6):2065\u20132072","journal-title":"IEEE Trans Nucl Sci"},{"key":"6050_CR13","doi-asserted-by":"publisher","unstructured":"Oreifej RS, Al-Haddad RN, Tan H, DeMara RF (2007) Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex II pro devices. In: 2007 International Conference on Field Programmable Logic and Applications, pp 299\u2013304. https:\/\/doi.org\/10.1109\/FPL.2007.4380663","DOI":"10.1109\/FPL.2007.4380663"},{"key":"6050_CR14","doi-asserted-by":"crossref","unstructured":"Salvador R (2016) Evolvable hardware in FPGAs: Embedded tutorial. In: 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), IEEE pp 1\u20136","DOI":"10.1109\/DTIS.2016.7483877"},{"key":"6050_CR15","doi-asserted-by":"crossref","unstructured":"Salvador R, Otero A, Mora J, dela Torre E, Sekanina L, Riesgo T (2011) Fault tolerance analysis and self-healing strategy of autonomous, evolvable hardware systems. In: 2011 International Conference on Reconfigurable Computing and FPGAs, IEEE, pp 164\u2013169","DOI":"10.1109\/ReConFig.2011.37"},{"issue":"1","key":"6050_CR16","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1007\/s10470-018-1300-8","volume":"99","author":"S Sayil","year":"2019","unstructured":"Sayil S (2019) A survey of circuit-level soft error mitigation methodologies. Analog Integr Circ Sig Process 99(1):63\u201370","journal-title":"Analog Integr Circ Sig Process"},{"key":"6050_CR17","doi-asserted-by":"crossref","unstructured":"Sekanina L (2003) Virtual reconfigurable circuits for real-world applications of evolvable hardware. In: International Conference on Evolvable Systems, Springer, pp. 186\u2013197","DOI":"10.1007\/3-540-36553-2_17"},{"issue":"5\u20136","key":"6050_CR18","first-page":"461","volume":"23","author":"L Sekanina","year":"2004","unstructured":"Sekanina L, Friedl \u0160 (2004) An evolvable combinational unit for FPGAs. Comput Inform 23(5\u20136):461\u2013486","journal-title":"Comput Inform"},{"key":"6050_CR19","doi-asserted-by":"publisher","unstructured":"Sekanina L (2007) Evolutionary functional recovery in virtual reconfigurable circuits. ACM J Emerg Technol Comput Syst 3(2):8. https:\/\/doi.org\/10.1145\/1265949.1265954","DOI":"10.1145\/1265949.1265954"},{"key":"6050_CR20","doi-asserted-by":"crossref","unstructured":"Shang Q, Chen L, Wang D, Tong R, Peng P (2019) Evolvable hardware design of digital circuits based on adaptive genetic algorithm. In: International Conference on Applications and Techniques in Cyber Security and Intelligence, Springer, pp 791\u2013800","DOI":"10.1007\/978-3-030-25128-4_97"},{"key":"6050_CR21","doi-asserted-by":"publisher","unstructured":"Silva BA, Dias MA, Silva JL, Osorio FS (2010) Genetic algorithms and artificial neural networks to combinational circuit generation on reconfigurable hardware. International Conference on Reconfigurable Computing and FPGAs. https:\/\/doi.org\/10.1109\/reconfig.2010.25","DOI":"10.1109\/reconfig.2010.25"},{"key":"6050_CR22","doi-asserted-by":"publisher","unstructured":"Silva GNP, Duarte RO (2018) Towards evolvable hardware and genetic algorithm operators to fail safe systems achievement. In: 2018 IEEE 19th Latin-American Test Symposium (LATS), pp 1\u20134. https:\/\/doi.org\/10.1109\/LATW.2018.8349669","DOI":"10.1109\/LATW.2018.8349669"},{"key":"6050_CR23","doi-asserted-by":"crossref","unstructured":"Trefzer MA, Tyrrell AM (2015) Devices and architectures for evolutionary hardware. In: Evolvable Hardware, Springer, pp. 27\u201387","DOI":"10.1007\/978-3-662-44616-4_2"},{"key":"6050_CR24","doi-asserted-by":"crossref","unstructured":"Va\u0161\u00ed\u010dek Z, \u017d\u00e1dn\u00edk M, Sekanina L, Tobola J (2008) On evolutionary synthesis of linear transforms in FPGAa. In: International Conference on Evolvable Systems. Springer, pp 141\u2013152","DOI":"10.1007\/978-3-540-85857-7_13"},{"issue":"4","key":"6050_CR25","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3193827","volume":"51","author":"K Vipin","year":"2018","unstructured":"Vipin K, Fahmy SA (2018) FPGA dynamic and partial reconfiguration: A survey of architectures, methods, and applications. ACM Computing Surveys (CSUR) 51(4):1\u201339","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"6050_CR26","unstructured":"VonNeumann J (2016) Probabilistic logics and the synthesis of reliable organisms from unreliable components. Automata studies 34"},{"key":"6050_CR27","doi-asserted-by":"crossref","unstructured":"Wang F, Agrawal VD (2008) Single event upset: An embedded tutorial. In: 21st International Conference on VLSI Design (VLSID 2008), IEEE pp. 429\u2013434","DOI":"10.1109\/VLSI.2008.28"},{"key":"6050_CR28","doi-asserted-by":"publisher","unstructured":"Wang J, Liu J, Feng B, Hou G (2015) The dynamic evaluation strategy for evolvable hardware\u00a02015. 9th International Conference on Frontier of Computer Science and Technology. https:\/\/doi.org\/10.1109\/fcst.2015.35","DOI":"10.1109\/fcst.2015.35"},{"issue":"07","key":"6050_CR29","doi-asserted-by":"publisher","first-page":"1750111","DOI":"10.1142\/S0218126617501110","volume":"26","author":"J Wang","year":"2017","unstructured":"Wang J, Liu J (2017) Fault-tolerant strategy for real-time system based on evolvable hardware. J Circuits Syst Comput 26(07):1750111","journal-title":"J Circuits Syst Comput"},{"issue":"3","key":"6050_CR30","doi-asserted-by":"publisher","first-page":"616","DOI":"10.1587\/transinf.2017EDP7231","volume":"101","author":"R Yao","year":"2018","unstructured":"Yao R, Zhu P, Du J, Wang M, Zhou Z (2018) A general low-cost fast hybrid reconfiguration architecture for FPGA-based self-adaptive system. IEICE Trans Inform Syst 101(3):616\u2013626","journal-title":"IEICE Trans Inform Syst"},{"key":"6050_CR31","doi-asserted-by":"crossref","unstructured":"Yao X, Higuchi T (1999) Promises and challenges of evolvable hardware. IEEE Trans Syst Man Cybern Part C (Appl Rev) 29(1):87\u201397","DOI":"10.1109\/5326.740672"},{"issue":"2","key":"6050_CR32","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1016\/j.arcontrol.2008.03.008","volume":"32","author":"Y Zhang","year":"2008","unstructured":"Zhang Y, Jiang J (2008) Bibliographical review on reconfigurable fault-tolerant control systems. Annu Rev Control 32(2):229\u2013252","journal-title":"Annu Rev Control"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06050-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06050-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06050-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,26]],"date-time":"2023-04-26T04:05:55Z","timestamp":1682481955000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06050-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,2]]}},"alternative-id":["6050"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06050-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2023,2]]},"assertion":[{"value":"16 December 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 January 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conficts of interest to declare relevant to this article\u2019s content.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interest"}}]}}