{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,26]],"date-time":"2025-12-26T07:15:07Z","timestamp":1766733307183,"version":"3.40.3"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T00:00:00Z","timestamp":1676851200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T00:00:00Z","timestamp":1676851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1007\/s10836-023-06051-0","type":"journal-article","created":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T16:37:34Z","timestamp":1677170254000},"page":"207-225","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Multiple Retest Systems for Screening High-Quality Chips"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8249-6171","authenticated-orcid":false,"given":"Chung-Huang","family":"Yeh","sequence":"first","affiliation":[]},{"given":"Jwu E.","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,2,20]]},"reference":[{"key":"6051_CR1","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1007\/s10836-019-05812-0","volume":"35","author":"CH Yeh","year":"2019","unstructured":"Yeh CH, Chen JE (2019) Repeated testing applications for improving the IC test quality to achieve zero defect product requirements. J Electron Test 35:459\u2013472. https:\/\/doi.org\/10.1007\/s10836-019-05812-0","journal-title":"J Electron Test"},{"key":"6051_CR2","doi-asserted-by":"crossref","unstructured":"Yeh CH, Chen JE (2020) Test yield and quality analysis models of chips. J Chinese Inst Eng (JCIE) 4","DOI":"10.1080\/02533839.2019.1708806"},{"key":"6051_CR3","doi-asserted-by":"publisher","DOI":"10.1142\/S021812662350202X","author":"CH Yeh","year":"2023","unstructured":"Yeh CH, Chen JE (2023) Predict the test yield of future integrated circuits through the deductive estimation method. J Circuits Syst Comput. https:\/\/doi.org\/10.1142\/S021812662350202X","journal-title":"J Circuits Syst Comput"},{"key":"6051_CR4","doi-asserted-by":"crossref","unstructured":"Yeh CH, Chen JE (2021) The decision mechanism uses the multiple-tests scheme to improve test yield in IC testing. Proceedings of the International Test Conference in Asia, ITC-Asia 2020. Taipei, Taiwan, pp 23\u201325","DOI":"10.1109\/ITC-Asia51099.2020.00027"},{"issue":"1","key":"6051_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1080\/00207543.2019.160522","volume":"58","author":"F Psarommatis","year":"2020","unstructured":"Psarommatis F et al (2020) Zero defect manufacturing: state-of-the-art review, shortcomings and future directions in research. Int J Prod Res 58(1):1\u201317. https:\/\/doi.org\/10.1080\/00207543.2019.160522","journal-title":"Int J Prod Res"},{"key":"6051_CR6","unstructured":"Automotive Electronics Council (2006) Zero Defects Guideline, AEC - Q004. http:\/\/www.aecouncil.com\/Documents\/AEC_Q004_DRAFT.pdf. Accessed 11 Aug\u00a02022"},{"key":"6051_CR7","unstructured":"Automotive Electronics Council (2003) Guidelines for part average testing, AEC - Q001-REV-C. http:\/\/www.aecouncil.com\/Documents\/AEC_Q001_Rev_C.pdf. Accessed 11 Aug\u00a02022"},{"key":"6051_CR8","doi-asserted-by":"publisher","unstructured":"Nigh P (2004) Achieving quality levels of 100 DPM: it's possible... but roll up your sleeves and be prepared to do some work. 2004 International Conferce on Test\u00a01420. https:\/\/doi.org\/10.1109\/TEST.2004.1387428","DOI":"10.1109\/TEST.2004.1387428"},{"key":"6051_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TEST.2008.5483611","volume":"2008","author":"R Raina","year":"2008","unstructured":"Raina R (2008) Achieving zero-defects for automotive applications. IEEE Int Test Conf 2008:1\u201310. https:\/\/doi.org\/10.1109\/TEST.2008.5483611","journal-title":"IEEE Int Test Conf"},{"key":"6051_CR10","unstructured":"Chang P, Huang YK (2021) Intelligent method for retesting a wafer. Teslence Technology Co., Ltd. Retrieved April 3,\u00a02021, from https:\/\/www.swtest.org\/swtw_library\/2019proc\/PDF\/S02_02_Chang_SWTest_2019.pdf"},{"issue":"2","key":"6051_CR11","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1109\/TSM.2021.3065405","volume":"34","author":"KC Cheng","year":"2021","unstructured":"Cheng KC et al (2021) Machine learning-based detection method for wafer test induced defects. IEEE Trans Semiconductor Manuf 34(2):161\u2013167. https:\/\/doi.org\/10.1109\/TSM.2021.3065405","journal-title":"IEEE Trans Semiconductor Manuf"},{"key":"6051_CR12","doi-asserted-by":"publisher","unstructured":"Horng SC et al (2003) Reducing the overkills and retests in wafer testing process. Proc IEEEI\/SEMI, 286\u2013291. https:\/\/doi.org\/10.1109\/ASMC.2003.1194508","DOI":"10.1109\/ASMC.2003.1194508"},{"key":"6051_CR13","doi-asserted-by":"crossref","unstructured":"Selg H, Jenihhin M, Ellervee P (2020) Wafer-level die re-test success prediction using machine learning. Proceedings of the 2020 IEEE Latin-American Test Symposium (LATS) 1\u20135","DOI":"10.1109\/LATS49555.2020.9093672"},{"key":"6051_CR14","doi-asserted-by":"publisher","unstructured":"Lin W, Shi WL (2013) An on-chip clock controller for testing fault in system on chip. Proceedings of the 2nd International Conference on Computer Science and Electronics Engineering (ICCSEE 2013), China.\u00a0https:\/\/doi.org\/10.4028\/www.scientific.net\/amm.347-350.724","DOI":"10.4028\/www.scientific.net\/amm.347-350.724"},{"key":"6051_CR15","doi-asserted-by":"crossref","unstructured":"Li H, Zheng D (2021)\u00a0Study on retest reduction by minimizing probe card contact resistance at wafer test. Proceedings of the Semiconductor Technology International Conference (CSTIC), China, pp 1\u20134","DOI":"10.1109\/CSTIC52283.2021.9461487"},{"key":"6051_CR16","doi-asserted-by":"publisher","first-page":"633","DOI":"10.1007\/s10836-021-05980-y","volume":"37","author":"SK Jena","year":"2021","unstructured":"Jena SK, Biswas S, Deka JK (2021) Retesting defective circuits to allow acceptable faults for yield enhancement. J Electron Test 37:633\u2013652. https:\/\/doi.org\/10.1007\/s10836-021-05980-y","journal-title":"J Electron Test"},{"key":"6051_CR17","doi-asserted-by":"publisher","unstructured":"Selg H, Jenihhin M, Ellervee P (2020) Wafer-level die re-test success prediction using machine learning. IEEE Latin-American Test Symposium (LATS) 2020:1\u20135. https:\/\/doi.org\/10.1109\/LATS49555.2020.9093672","DOI":"10.1109\/LATS49555.2020.9093672"},{"key":"6051_CR18","doi-asserted-by":"publisher","unstructured":"Yeh CH, Chen JE (2022) Recycling test methods to improve test capacity and increase chip shipments. IEEE Design & Test. https:\/\/doi.org\/10.1109\/MDAT.2022.3221703","DOI":"10.1109\/MDAT.2022.3221703"},{"issue":"23","key":"6051_CR19","doi-asserted-by":"publisher","first-page":"3032","DOI":"10.3390\/electronics10233032","volume":"10","author":"CH Yeh","year":"2021","unstructured":"Yeh CH, Chen JE (2021) Unbalanced-tests to the improvement of yield and quality. Electronics 10(23):3032. https:\/\/doi.org\/10.3390\/electronics10233032","journal-title":"Electronics"},{"key":"6051_CR20","unstructured":"International Technology Roadmap for Semiconductors (2001) Test and test equipment. 5\u20136.\u00a0https:\/\/www.dropbox.com\/sh\/vxigcu48nfe4t81\/AACuMvZEh1peQ6G8miYFCSEJa?dl=0&preview=Test.pdf. Accessed 23 Sept\u00a02021"},{"key":"6051_CR21","unstructured":"International Technology Roadmap for Semiconductors 2.0 (2015) System integration. http:\/\/www.itrs2.net\/itrs-reports.html. Accessed 11 Aug\u00a02022"},{"key":"6051_CR22","unstructured":"International Technology Roadmap for Semiconductors (1999) Test and test equipment. 5\u20136.\u00a0http:\/\/cva.stanford.edu\/classes\/cs99s\/papers\/roadmap1999.pdf. Accessed 23 Sept\u00a02021"},{"key":"6051_CR23","unstructured":"International Roadmap for Devices and Systems (IRDS\u2122) 2021 Edition (2021) System integration. https:\/\/irds.ieee.org\/editions\/2021. Accessed 11 Aug\u00a02022"},{"key":"6051_CR24","unstructured":"Dalal W, Miao S (1999) The value of tester accuracy. Proceeding IEEE International Test Conference (ITC) pp 518\u2013523"},{"key":"6051_CR25","doi-asserted-by":"crossref","unstructured":"West BG (1999) Accuracy requirements in at-speed functional test. Proceeding IEEE International Test Conference (ITC) pp 780\u2013787","DOI":"10.1109\/TEST.1999.805808"},{"key":"6051_CR26","unstructured":"Chen JE, Yeh CH (2004) Test Guardbanding for Yield and Quality Estimation. Proceeding International Test Synthesis Workshop pp 114\u2013115, USA"},{"key":"6051_CR27","doi-asserted-by":"crossref","unstructured":"Williams RH, Hawkins CF (1993) The economics of Guardband placement. Proceeding IEEE International Test Conference (ITC) pp 218\u2013225","DOI":"10.1109\/TEST.1993.470699"},{"key":"6051_CR28","unstructured":"Jacquelyn (2018) Break through process: Why is 7nm the physical limit? What is the 1 nm manufacturing process in America?\u00a0https:\/\/www.elinfor.com\/knowledge\/break-through-processwhy-is-7nm-the-physical-limitwhat-is-the-1-nm-manufacturing-process-in-america-p-10872. Accessed 11 Aug\u00a02022"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06051-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06051-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06051-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T14:43:18Z","timestamp":1744209798000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06051-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,20]]},"references-count":28,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,4]]}},"alternative-id":["6051"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06051-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2023,2,20]]},"assertion":[{"value":"13 August 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 February 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 February 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interests"}}]}}