{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:26:31Z","timestamp":1775838391907,"version":"3.50.1"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T00:00:00Z","timestamp":1678060800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T00:00:00Z","timestamp":1678060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1007\/s10836-023-06055-w","type":"journal-article","created":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T02:02:36Z","timestamp":1678068156000},"page":"245-262","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Tunable Concurrent BIST Design Based on Reconfigurable LFSR"],"prefix":"10.1007","volume":"39","author":[{"given":"Ahmad","family":"Menbari","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8586-6281","authenticated-orcid":false,"given":"Hadi","family":"Jahanirad","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,3,6]]},"reference":[{"key":"6055_CR1","unstructured":"Abirami S, Paulin NS, S. Venkateshwaran SP (2015) A concurrent\nBIST architecture for online input vector monitoring. International Conference on Science, Technology and Management (ICSTM), New Delhi, India, pp 1411\u20131417"},{"key":"6055_CR2","volume-title":"Digital Systems Testing and Testable Design","author":"M Abramovici","year":"1990","unstructured":"Abramovici M, Breuer M, Friedman A (1990) Digital Systems Testing and Testable Design. Computer Science Press"},{"key":"6055_CR3","doi-asserted-by":"crossref","unstructured":"Askarzadeh M, Haghparast M, Jabbehdari S (2021) Power consumption reduction in built-in self-test circuits. J Ambient Intell Humaniz Comput 14:1109\u20131122","DOI":"10.1007\/s12652-021-03363-x"},{"issue":"4","key":"6055_CR4","doi-asserted-by":"publisher","first-page":"1106","DOI":"10.1109\/TIM.2006.876523","volume":"55","author":"S Biswas","year":"2006","unstructured":"Biswas S, Das SR, Petriu EM (2006) Space compactor design in VLSI circuits based on graph theoretic concepts. IEEE Trans Instrum Meas 55(4):1106\u20131118","journal-title":"IEEE Trans Instrum Meas"},{"issue":"9","key":"6055_CR5","first-page":"4042","volume":"10","author":"B Divyapreethi","year":"2015","unstructured":"Divyapreethi B, Karthik T (2015) Input vector monitoring concurrent BIST architecture using modified SRAM cells. ARPN J Eng Appl Sci 10(9):4042\u20134046","journal-title":"ARPN J Eng Appl Sci"},{"key":"6055_CR6","doi-asserted-by":"crossref","unstructured":"Jurj SL, Rotar R, Opritoiu F, Vladutiu M (2020) Online Built-In Self-Test Architecture for Automated Testing of a Solar Tracking Equipment. In: Proc. IEEE International Conference on Environment and Electrical Engineering and IEEE Industrial and Commercial Power Systems Europe (EEEIC\/I&CPS Europe), pp 1-7","DOI":"10.1109\/EEEIC\/ICPSEurope49358.2020.9160850"},{"key":"6055_CR7","doi-asserted-by":"crossref","unstructured":"Kochte MA, Zoellin CG, Wunderlich H-J (2010) Efficient concurrent self-test with partially specified patterns. J Electron Test 26(5):581\u2013594","DOI":"10.1007\/s10836-010-5167-6"},{"key":"6055_CR8","doi-asserted-by":"crossref","unstructured":"Menbari A, Jahanirad H (2020) A Concurrent BIST Architecture for Combinational Logic Circuits. In: Proc. 10th International Conference on Computer and Knowledge Engineering (ICCKE), pp 262\u2013267","DOI":"10.1109\/ICCKE50421.2020.9303669"},{"issue":"1","key":"6055_CR9","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1007\/s10836-022-05986-0","volume":"38","author":"A Menbari","year":"2022","unstructured":"Menbari A, Jahanirad H (2022) A low-cost BIST design supporting offline and online tests. J Electron Test 38(1):107\u2013123","journal-title":"J Electron Test"},{"issue":"6","key":"6055_CR10","doi-asserted-by":"publisher","first-page":"6367","DOI":"10.1007\/s12652-020-02222-5","volume":"12","author":"SV Murugan","year":"2021","unstructured":"Murugan SV, Sathiyabhama B (2021) Bit-swapping linear feedback shift register (LFSR) for power reduction using pre-charged XOR with multiplexer technique in built in self-test. J Ambient Intell Humaniz Comput 12(6):6367\u20136373","journal-title":"Journal of Ambient Intelligence and Humanized Computing"},{"issue":"6","key":"6055_CR11","first-page":"2580","volume":"68","author":"A Pavlidis","year":"2021","unstructured":"Pavlidis A, Lou\u00ebrat MM, Faehn E, Kumar A, Stratigopoulos H-G (2021) SymBIST: Symmetry-based analog and mixed-signal built-in self-test for functional safety. IEEE Transactions on Circuits and Systems I: Regular Papers 68(6):2580\u20132593","journal-title":"IEEE Trans Circ Syst I: Regular Papers"},{"key":"6055_CR12","unstructured":"Saluja KK, Sharma R, Kime CR (1987) Concurrent comparative testing using BIST resources. In: Proc. International Conference on Computer Aided Design, pp 336\u2013339"},{"key":"6055_CR13","volume-title":"Concurrent comparative built-in testing of digital circuits","author":"KK Saluja","year":"1987","unstructured":"Saluja KK, Sharma R, Kime CR (1987) Concurrent comparative built-in testing of digital circuits. University of Wisconsin, Engineering Experiment Station, Madison, Wisconsin, USA"},{"issue":"12","key":"6055_CR14","doi-asserted-by":"publisher","first-page":"1250","DOI":"10.1109\/43.16803","volume":"7","author":"KK Saluja","year":"1988","unstructured":"Saluja KK, Sharma R, Kime CR (1988) A concurrent testing technique for digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 7(12):1250\u20131260","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"6055_CR15","doi-asserted-by":"publisher","first-page":"29366","DOI":"10.1109\/ACCESS.2021.3059171","volume":"9","author":"V Shivakumar","year":"2021","unstructured":"Shivakumar V, Senthilpari C, Yusoff Z (2021) A low-power and area-efficient design of a weighted pseudorandom test-pattern generator for a test-per-scan built-in self-test architecture. IEEE Access 9:29366\u201329379","journal-title":"IEEE Access"},{"key":"6055_CR16","doi-asserted-by":"crossref","unstructured":"Voyiatzis I (2012) Input Vector Monitoring On line Concurrent BIST based on multilevel decoding logic. In: Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1251\u20131256","DOI":"10.1109\/DATE.2012.6176684"},{"key":"6055_CR17","doi-asserted-by":"crossref","unstructured":"Voyiatzis I, Efstathiou C (2013) Input vector monitoring concurrent BIST architecture using SRAM cells. IEEE Trans Very Large-Scale Integr (VLSI) Syst 22(7):1625\u20131629","DOI":"10.1109\/TVLSI.2013.2278439"},{"key":"6055_CR18","doi-asserted-by":"crossref","unstructured":"Voyiatzis I, Halatsis C (2005) A low-cost concurrent BIST scheme for increased dependability. IEEE Transactions on Dependable and Secure Computing 2(2):150\u2013156","DOI":"10.1109\/TDSC.2005.16"},{"issue":"8","key":"6055_CR19","doi-asserted-by":"publisher","first-page":"1012","DOI":"10.1109\/TC.2008.49","volume":"57","author":"I Voyiatzis","year":"2008","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D, Halatsis C, Makri FS, Hatzimihail M (2008) An input vector monitoring concurrent BIST architecture based on a precomputed test set. IEEE Transactions on Computers 57(8):1012\u20131022","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"6055_CR20","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TR.2004.842091","volume":"54","author":"I Voyiatzis","year":"2005","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D, Kranitis N, Halatsis C (2005) A concurrent built-in self test architecture based on a self-testing RAM. IEEE Trans Reliab 54(1):69\u201378","journal-title":"IEEE Trans Reliab"},{"issue":"4","key":"6055_CR21","doi-asserted-by":"publisher","first-page":"585","DOI":"10.1007\/s10836-013-5380-1","volume":"29","author":"TB Wu","year":"2013","unstructured":"Wu TB, Liu HZ, Liu PX, Guo DS, Sun HM (2013) A cost-efficient input vector monitoring concurrent online BIST scheme based on multi-level decoding logic. J Electron Test 29(4):585\u2013600","journal-title":"J Electron Test"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06055-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06055-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06055-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,27]],"date-time":"2023-06-27T06:27:44Z","timestamp":1687847264000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06055-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,6]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,4]]}},"alternative-id":["6055"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06055-w","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,6]]},"assertion":[{"value":"14 October 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 February 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 March 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}