{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:13Z","timestamp":1740123553729,"version":"3.37.3"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T00:00:00Z","timestamp":1684368000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T00:00:00Z","timestamp":1684368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 1441754"],"award-info":[{"award-number":["CNS 1441754"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["GRC Task 2555.001"],"award-info":[{"award-number":["GRC Task 2555.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s10836-023-06062-x","type":"journal-article","created":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T08:03:10Z","timestamp":1684396990000},"page":"303-322","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["BISCC: A Novel Approach to Built In State Consistency Checking For Quick Volume Validation of Mixed-Signal\/RF Systems"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9172-2495","authenticated-orcid":false,"given":"Sabyasachi","family":"Deyati","sequence":"first","affiliation":[]},{"given":"Barry","family":"Muldrey","sequence":"additional","affiliation":[]},{"given":"Abhijit","family":"Chatterjee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,18]]},"reference":[{"key":"6062_CR1","unstructured":"Deyati S (2017) Scalable algorithms and design for debug hardware for test, validation and security of mixed signal\/rf circuits and systems. Georgia Inst Technol"},{"key":"6062_CR2","unstructured":"Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2012) Validation signature testing: A methodology for post-silicon validation of analog\/mixed-signal circuits. In Computer-Aided Design (ICCAD), 2012 IEEE\/ACM International Conference on, 5-8 Nov.\u00a02012, 553-556"},{"key":"6062_CR3","doi-asserted-by":"publisher","unstructured":"Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2013) VAST: Post-Silicon VAlidation and Diagnosis of RF\/Mixed-Signal Circuits Using Signature Tests. In VLSI Design and 2013 12th International Conference on Embedded Systems (VLSID), 2013 26th International Conferenceon, 5-10 Jan. 2013, 314-319. https:\/\/doi.org\/10.1109\/VLSID.2013.207","DOI":"10.1109\/VLSID.2013.207"},{"key":"6062_CR4","doi-asserted-by":"publisher","unstructured":"Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2014)\u00a0Atomic model learning: A machine learning paradigm for post silicon debug of RF\/analog circuits. In VLSI Test Symposium (VTS), 2014 IEEE 32nd, 13-17 April 2014, 1-6.\u00a0https:\/\/doi.org\/10.1109\/VTS.2014.6818791","DOI":"10.1109\/VTS.2014.6818791"},{"key":"6062_CR5","doi-asserted-by":"publisher","unstructured":"Deyati S, Muldrey B, Chatterjee A (2017)\u00a0BISCC: Efficient pre through post silicon validation of mixed-signal\/RF systems using built in state consistency checking. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 27-31 March 2017, 274-277. https:\/\/doi.org\/10.23919\/DATE.2017.7926997","DOI":"10.23919\/DATE.2017.7926997"},{"key":"6062_CR6","doi-asserted-by":"publisher","unstructured":"Deyati S, Muldrey BJ, Chatterjee A (2016)\u00a0Adaptive testing of analog\/RF circuits using hardware extracted FSM models. In 2016 IEEE 34th VLSI Test Symposium (VTS), 25-27 April 2016, 1-6. https:\/\/doi.org\/10.1109\/VTS.2016.7477283","DOI":"10.1109\/VTS.2016.7477283"},{"issue":"2","key":"6062_CR7","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1109\/TCAD.2007.913382","volume":"27","author":"P Engelke","year":"2008","unstructured":"Engelke P, Polian I, Renovell M, Kundu S, Seshadri B, Becker B (2008) On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(2):327\u2013338. https:\/\/doi.org\/10.1109\/TCAD.2007.913382","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"6062_CR8","doi-asserted-by":"publisher","unstructured":"Gupta S, Krogh BH, Rutenbar RA (2004)\u00a0Towards formal verification of analog designs in Computer Aided Design, 2004. ICCAD-2004. IEEE\/ACM International Conference on, 7-11 Nov. 210-217. https:\/\/doi.org\/10.1109\/ICCAD.2004.1382573","DOI":"10.1109\/ICCAD.2004.1382573"},{"key":"6062_CR9","doi-asserted-by":"publisher","unstructured":"IEEE Standard for a Mixed-Signal Test Bus (2011) IEEE Std 1149.4-2010 (Revision of IEEE Std 1149.4-1999),\u00a01-116.\u00a0https:\/\/doi.org\/10.1109\/IEEESTD.2011.5738198","DOI":"10.1109\/IEEESTD.2011.5738198"},{"issue":"10","key":"6062_CR10","doi-asserted-by":"publisher","first-page":"1573","DOI":"10.1109\/TCAD.2014.2334301","volume":"33","author":"D Lin","year":"2014","unstructured":"Lin D et al (2014) Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33(10):1573\u20131590. https:\/\/doi.org\/10.1109\/TCAD.2014.2334301","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"6062_CR11","doi-asserted-by":"publisher","unstructured":"Linder M, Eder A, Oberl\u00e4nder K, Huch M\u00a0(2011) Variations of fault manifestation during Burn-In \u2014 A case study on industrial SRAM test results. In 2011 IEEE 17th International On-Line Testing Symposium, 13-15 July 2011, 218-221.\u00a0https:\/\/doi.org\/10.1109\/IOLTS.2011.5993848","DOI":"10.1109\/IOLTS.2011.5993848"},{"key":"6062_CR12","doi-asserted-by":"publisher","unstructured":"Needham W, Prunty C, Yeoh EH (1998)\u00a0High volume microprocessor test escapes, an analysis of defects our tests are missing. In Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270), 18-23 Oct. 1998,\u00a025-34.\u00a0https:\/\/doi.org\/10.1109\/TEST.1998.743133","DOI":"10.1109\/TEST.1998.743133"},{"issue":"1","key":"6062_CR13","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/24.994913","volume":"51","author":"N Oh","year":"2002","unstructured":"Oh N, Shirvani PP, McCluskey EJ (2002) Error detection by duplicated instructions in super-scalar processors. IEEE Transactions on Reliability 51(1):63\u201375. https:\/\/doi.org\/10.1109\/24.994913","journal-title":"IEEE Transactions on Reliability"},{"key":"6062_CR14","doi-asserted-by":"publisher","unstructured":"Querbach B\u00a0et al\u00a0(2014) A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time. In Test Conference (ITC), 2014 IEEE International, 20-23 Oct. 2014, 1-10.\u00a0https:\/\/doi.org\/10.1109\/TEST.2014.7035340","DOI":"10.1109\/TEST.2014.7035340"},{"key":"6062_CR15","doi-asserted-by":"publisher","unstructured":"Salem A (2002) Semi-formal verification of VHDL-AMS descriptions, in Circuits and Systems, 2002. ISCAS 2002. IEEE Int Symp\u00a05:V-333-V-336.\u00a0https:\/\/doi.org\/10.1109\/ISCAS.2002.1010708","DOI":"10.1109\/ISCAS.2002.1010708"},{"key":"6062_CR16","unstructured":"Schaub K (2003) Reducing EVM Test Time And Identifying Failure Mechanisms. Electronic Design. http:\/\/www.evaluationengineering.com\/\/articles\/200801\/reducing-evm-test-time-and-identifying-failure-mechanisms . Accessed February 23,\u00a02023"},{"key":"6062_CR17","doi-asserted-by":"publisher","unstructured":"Shi X, Nicolici N (2015)\u00a0On-chip generation of uniformly distributed constrained-random stimuli for post-silicon validation. In Computer-Aided Design (ICCAD), 2015 IEEE\/ACM International Conference on, 2-6 Nov. 2015, 808-815. https:\/\/doi.org\/10.1109\/ICCAD.2015.7372654","DOI":"10.1109\/ICCAD.2015.7372654"},{"key":"6062_CR18","doi-asserted-by":"publisher","unstructured":"Soma M (1995) Structure and concepts for current-based analog scan, in Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995, 1-4 May 1995 517-520. https:\/\/doi.org\/10.1109\/CICC.1995.518236","DOI":"10.1109\/CICC.1995.518236"},{"key":"6062_CR19","doi-asserted-by":"publisher","unstructured":"Soma M, Bocek TM, Vu TD, Moffatt JD (1997)\u00a0Experimental results for current-based analog scan. In Test Conference, 1997. Proceedings., International, 1-6 Nov.\u00a01997, 768-775. https:\/\/doi.org\/10.1109\/TEST.1997.639690","DOI":"10.1109\/TEST.1997.639690"},{"issue":"2006","key":"6062_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TEST.2006.297708","volume":"2006","author":"B Suparjo","year":"2006","unstructured":"Suparjo B, Ley A, Cron A, Ehrenberg H (2006) Analog Boundary-Scan Description Language (ABSDL) for Mixed-Signal Board Test\u00a0 In Test Conference, ITC \u201906 IEEE International, Oct. 2006(2006):1\u20139. https:\/\/doi.org\/10.1109\/TEST.2006.297708","journal-title":"In Test Conference, ITC '06 IEEE International, Oct."},{"key":"6062_CR21","doi-asserted-by":"publisher","unstructured":"Sz\u00e9kely GJ, Rizzo ML, Bakirov NK (2007)\u00a0Measuring and testing dependence by correlation of distances. In en, 2769-2794.\u00a0https:\/\/doi.org\/10.1214\/009053607000000505","DOI":"10.1214\/009053607000000505"},{"key":"6062_CR22","doi-asserted-by":"publisher","unstructured":"Vasudevamurthy R, Das PK, Amrutur B (2011)\u00a0A mostly-digital analog scan-out chain for low bandwidth voltage measurement for analog IP test. In Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 15-18 May\u00a02011, 2035\u20132038.\u00a0https:\/\/doi.org\/10.1109\/ISCAS.2011.5937996","DOI":"10.1109\/ISCAS.2011.5937996"},{"key":"6062_CR23","doi-asserted-by":"publisher","unstructured":"Zjajo A, Bergveld HJ, Schuttert R, de Gyvez JP (2005)\u00a0Power-scan chain: design for analog testability. In Test Conference, 2005. Proceedings. ITC 2005. IEEE International, 8-8 Nov. 2005, 8\u201383. https:\/\/doi.org\/10.1109\/TEST.2005.1583963","DOI":"10.1109\/TEST.2005.1583963"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06062-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06062-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06062-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T06:20:40Z","timestamp":1691562040000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06062-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,18]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["6062"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06062-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2023,5,18]]},"assertion":[{"value":"30 October 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 May 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Author Abhijit Chatterjee had received funding for this research from the following sources\u00a0NSF under Grants CNS 1441754, ECCS 1407542 and by SRC under GRC Task 2555.001. The authors have no relevant financial or non-financial interests to disclose. The authors have no competing interests to declare that are relevant to the content of this article. All authors certify that they have no affiliations with or involvement in any organization or entity with any financial interest or non-financial interest in the subject matter or materials discussed in this manuscript. The authors have no financial or proprietary interests in any material discussed in this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}