{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T17:52:46Z","timestamp":1757699566805,"version":"3.37.3"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T00:00:00Z","timestamp":1683590400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T00:00:00Z","timestamp":1683590400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874157","62027815","62274052","61834006"],"award-info":[{"award-number":["61874157","62027815","62274052","61834006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s10836-023-06064-9","type":"journal-article","created":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T21:41:28Z","timestamp":1683754888000},"page":"289-301","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Low Overhead and High Stability Radiation-Hardened Latch for Double\/Triple Node Upsets"],"prefix":"10.1007","volume":"39","author":[{"given":"Zhengfeng","family":"Huang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4271-404X","authenticated-orcid":false,"given":"Hao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Dongxing","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Yiming","family":"Ouyang","sequence":"additional","affiliation":[]},{"given":"Aibin","family":"Yan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,9]]},"reference":[{"issue":"3","key":"6064_CR1","doi-asserted-by":"publisher","first-page":"835","DOI":"10.1109\/TCSI.2014.2366813","volume":"62","author":"M Alioto","year":"2015","unstructured":"Alioto M, Consoli E, Palumbo G (2015) Variations in Nanometer CMOS flip-flops: part II \u2013 energy variability and impact of other sources of variations. IEEE Trans Circuits Syst I Regul Pap 62(3):835\u2013843. https:\/\/doi.org\/10.1109\/TCSI.2014.2366813","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"6","key":"6064_CR2","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878. https:\/\/doi.org\/10.1109\/23.556880","journal-title":"IEEE Trans Nucl Sci"},{"key":"6064_CR3","doi-asserted-by":"publisher","first-page":"817","DOI":"10.1109\/JEDS.2019.2907299","volume":"7","author":"M Ebara","year":"2019","unstructured":"Ebara M, Yamada K, Kojima K, Furuta J, Kobayashi K (2019) Process dependence of soft errors induced by alpha particles, heavy ions, and high energy neutrons on flip flops in FDSOI. IEEE J Electron Devices Soc 7:817\u2013824. https:\/\/doi.org\/10.1109\/JEDS.2019.2907299","journal-title":"IEEE J Electron Devices Soc"},{"key":"6064_CR4","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1109\/ISVLSI.2015.72","volume-title":"DONUT: a double node upset tolerant latch","author":"N Eftaxiopoulos","year":"2015","unstructured":"Eftaxiopoulos N, Axelos N, Pekmestzi K (2015) DONUT: a double node upset tolerant latch. 2015 IEEE Computer Society Annual Symposium on VLSI, pp 509\u2013514. https:\/\/doi.org\/10.1109\/ISVLSI.2015.72"},{"key":"6064_CR5","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1109\/DSN.2007.51","volume-title":"Feedback redundancy: a power efficient SEU-tolerant latch design for deep sub-micron technologies","author":"M Fazeli","year":"2007","unstructured":"Fazeli M, Patooghy A, Miremadi SG, Ejlali A (2007) Feedback redundancy: a power efficient SEU-tolerant latch design for deep sub-micron technologies. IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201907), pp 276\u2013285. https:\/\/doi.org\/10.1109\/DSN.2007.51"},{"issue":"3","key":"6064_CR6","doi-asserted-by":"publisher","first-page":"1767","DOI":"10.1109\/TNS.2013.2255624","volume":"60","author":"V Ferlet-Cavrois","year":"2013","unstructured":"Ferlet-Cavrois V, Massengill LW, Gouker P (2013) Single event transients in digital CMOS \u2013 a review. IEEE Trans Nucl Sci 60(3):1767\u20131790. https:\/\/doi.org\/10.1109\/TNS.2013.2255624","journal-title":"IEEE Trans Nucl Sci"},{"issue":"7","key":"6064_CR7","doi-asserted-by":"publisher","first-page":"1527","DOI":"10.1109\/TED.2010.2047907","volume":"57","author":"E Ibe","year":"2010","unstructured":"Ibe E, Taniguchi H, Yahagi Y, Shimbo K, Toba T (2010) Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans Electron Devices 57(7):1527\u20131538. https:\/\/doi.org\/10.1109\/TED.2010.2047907","journal-title":"IEEE Trans Electron Devices"},{"issue":"5","key":"6064_CR8","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1007\/s10836-015-5551-3","volume":"31","author":"Y Li","year":"2015","unstructured":"Li Y, Wang H, Yao S, Yan X, Gao Z, Xu J (2015) Double node upsets hardened latch circuits. J Electron Test 31(5):537\u2013548. https:\/\/doi.org\/10.1007\/s10836-015-5551-3","journal-title":"J Electron Test"},{"issue":"5","key":"6064_CR9","doi-asserted-by":"publisher","first-page":"496","DOI":"10.1587\/transele.E100.C.496","volume":"E100","author":"H Liang","year":"2017","unstructured":"Liang H, Li X, Huang Z, Yan A, Xu X (2017) Highly robust double node upset resilient hardened latch design. IEICE Trans Electron E100(5):496\u2013503. https:\/\/doi.org\/10.1587\/transele.E100.C.496","journal-title":"IEICE Trans Electron"},{"issue":"1","key":"6064_CR10","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/TDMR.2011.2167233","volume":"12","author":"S Lin","year":"2012","unstructured":"Lin S, Kim Y, Lombardi F (2012) Analysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset. IEEE Trans Device Mater Reliab 12(1):68\u201377. https:\/\/doi.org\/10.1109\/TDMR.2011.2167233","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"2","key":"6064_CR11","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/TDMR.2019.2912811","volume":"19","author":"X Liu","year":"2019","unstructured":"Liu X (2019) Multiple node upset-tolerant latch design. IEEE Trans Device Mater Reliab 19(2):387\u2013392. https:\/\/doi.org\/10.1109\/TDMR.2019.2912811","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"6","key":"6064_CR12","doi-asserted-by":"publisher","first-page":"2024","DOI":"10.1109\/TNS.1982.4336490","volume":"29","author":"GC Messenger","year":"1982","unstructured":"Messenger GC (1982) Collection of charge on junction nodes from ion tracks. IEEE Trans Nucl Sci 29(6):2024\u20132031. https:\/\/doi.org\/10.1109\/TNS.1982.4336490","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"6064_CR13","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/mc.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra S, Seifert N, Zhang M, Shi Q, Kim KS (2005) Robust system design with built-in soft-error resilience. Computer 38(2):43\u201352. https:\/\/doi.org\/10.1109\/mc.2005.70","journal-title":"Computer"},{"issue":"7","key":"6064_CR14","doi-asserted-by":"publisher","first-page":"1445","DOI":"10.1109\/TCSI.2011.2177135","volume":"59","author":"H Nan","year":"2012","unstructured":"Nan H, Choi K (2012) High performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology. IEEE Trans Circuits Syst I Regul Pap 59(7):1445\u20131457. https:\/\/doi.org\/10.1109\/TCSI.2011.2177135","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"3","key":"6064_CR15","doi-asserted-by":"publisher","first-page":"1912","DOI":"10.1109\/TNS.2016.2547963","volume":"63","author":"A Neale","year":"2016","unstructured":"Neale A, Sachdev M (2016) Neutron radiation induced soft error rates for an adjacent-ECC protected SRAM in 28 nm CMOS. IEEE Trans Nucl Sci 63(3):1912\u20131917. https:\/\/doi.org\/10.1109\/TNS.2016.2547963","journal-title":"IEEE Trans Nucl Sci"},{"key":"6064_CR16","first-page":"318","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"HE Neil Weste","year":"2011","unstructured":"Neil Weste HE, Harris DM (2011) CMOS VLSI design: a circuits and systems perspective, 4th edn. Addison-Wesley, Boston, MA, USA, p 318 (Proc.)","edition":"4"},{"issue":"9","key":"6064_CR17","doi-asserted-by":"publisher","first-page":"1255","DOI":"10.1109\/TC.2007.1070","volume":"56","author":"M Omana","year":"2007","unstructured":"Omana M, Rossi D, Metra C (2007) Latch susceptibility to transient faults and new hardening approach. IEEE Trans Comput 56(9):1255\u20131268. https:\/\/doi.org\/10.1109\/TC.2007.1070","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"6064_CR18","doi-asserted-by":"publisher","first-page":"616","DOI":"10.1109\/TETC.2017.2776285","volume":"8","author":"A Watkins","year":"2020","unstructured":"Watkins A, Tragoudas S (2020) Radiation hardened latch designs for double and triple node upsets. IEEE Trans Emerging Top Comput 8(3):616\u2013626. https:\/\/doi.org\/10.1109\/TETC.2017.2776285","journal-title":"IEEE Trans Emerging Top Comput"},{"key":"6064_CR19","doi-asserted-by":"publisher","first-page":"113622","DOI":"10.1109\/ACCESS.2021.3104335","volume":"9","author":"H Xu","year":"2021","unstructured":"Xu H, Sun C, Zhou L, Liang H, Huang Z (2021) Design of a highly robust triple-node-upset self-recoverable latch. IEEE Access 9:113622\u2013113630. https:\/\/doi.org\/10.1109\/ACCESS.2021.3104335","journal-title":"IEEE Access"},{"issue":"6","key":"6064_CR20","doi-asserted-by":"publisher","first-page":"1978","DOI":"10.1109\/TVLSI.2017.2655079","volume":"25","author":"A Yan","year":"2017","unstructured":"Yan A, Huang Z, Yi M, Xu X, Ouyang Y, Liang H (2017) Double-node-upset-resilient latch design for nanoscale CMOS technology. IEEE Trans Very Large Scale Integr VLSI Syst 25(6):1978\u20131982. https:\/\/doi.org\/10.1109\/TVLSI.2017.2655079","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"6064_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TETC.2018.2871861","volume":"99","author":"A Yan","year":"2018","unstructured":"Yan A, Lai C, Zhang Y, Cui J, Huang Z, Song J, Guo J, Wen X (2018) Novel low cost, double and-triple-node-upset-tolerant latch designs for nano-scale CMOS. IEEE Trans Emerging Top Comput 99:1\u201314. https:\/\/doi.org\/10.1109\/TETC.2018.2871861","journal-title":"IEEE Trans Emerging Top Comput"},{"issue":"4","key":"6064_CR22","doi-asserted-by":"publisher","first-page":"2666","DOI":"10.1109\/TAES.2019.2951186","volume":"56","author":"A Yan","year":"2020","unstructured":"Yan A, Xu Z, Yang K, Cui J, Huang Z, Girard P, Wen X (2020) A novel low-cost TMR-without-voter based HIS-insensitive and MNU-tolerant latch design for aerospace applications. IEEE Trans Aerosp Electron Syst 56(4):2666\u20132676. https:\/\/doi.org\/10.1109\/TAES.2019.2951186","journal-title":"IEEE Trans Aerosp Electron Syst"},{"issue":"6","key":"6064_CR23","doi-asserted-by":"publisher","first-page":"789","DOI":"10.1109\/TC.2020.2966200","volume":"69","author":"A Yan","year":"2020","unstructured":"Yan A, Hu Y, Cui J, Chen Z, Huang Z, Ni T, Girard P, Wen X (2020) Information assurance through redundant design: a novel TNU error-resilient latch for harsh radiation environment. IEEE Trans Comput 69(6):789\u2013799. https:\/\/doi.org\/10.1109\/TC.2020.2966200","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"6064_CR24","doi-asserted-by":"publisher","first-page":"2156","DOI":"10.1109\/TNS.2007.908758","volume":"54","author":"X Zhu","year":"2007","unstructured":"Zhu X, Deng X, Baumann R, Krishnan S (2007) A quantitative assessment of charge collection efficiency of N+ and P+ diffusion areas in terrestrial neutron environment. IEEE Trans Nucl Sci 54(6):2156\u20132161. https:\/\/doi.org\/10.1109\/TNS.2007.908758","journal-title":"IEEE Trans Nucl Sci"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06064-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06064-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06064-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T06:20:33Z","timestamp":1691562033000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06064-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,9]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["6064"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06064-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2023,5,9]]},"assertion":[{"value":"31 August 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 April 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 May 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interests"}}]}}