{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:39Z","timestamp":1740123579919,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T00:00:00Z","timestamp":1684886400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T00:00:00Z","timestamp":1684886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s10836-023-06066-7","type":"journal-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T00:02:05Z","timestamp":1684886525000},"page":"323-346","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Flexible Concurrent Testing Scheme for Non-Feedback and Feedback Bridging Faults in Integrated Circuits"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5687-8179","authenticated-orcid":false,"given":"Pradeep Kumar","family":"Biswal","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,24]]},"reference":[{"issue":"1","key":"6066_CR1","first-page":"1","volume":"18","author":"N Acharya","year":"2021","unstructured":"Acharya N, Urbanek M, De Jong WA, Saeed SM (2021) Test points for online monitoring of quantum circuits. ACM J Emerg Technol Comput Syst (JETC) 18(1):1\u201319","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"issue":"2","key":"6066_CR2","first-page":"561","volume":"3","author":"Y Balasubrahamanyam","year":"2012","unstructured":"Balasubrahamanyam Y, Chowdary GL, Subrahmanyam TJVS (2012) A novel low power pattern generation technique for concurrent BIST architecture. Int J Comput Technol Appl 3(2):561\u2013565","journal-title":"Int J Comput Technol Appl"},{"issue":"7","key":"6066_CR3","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1016\/j.mejo.2015.04.005","volume":"46","author":"PK Biswal","year":"2015","unstructured":"Biswal PK, Biswas S (2015) A binary decision diagram based on-line testing of digital VLSI circuits for feedback bridging faults. Microelectron J, Elsevier 46(7):598\u2013616","journal-title":"Microelectron J, Elsevier"},{"issue":"5","key":"6066_CR4","doi-asserted-by":"publisher","first-page":"715","DOI":"10.1007\/s10836-019-05828-6","volume":"35","author":"PK Biswal","year":"2019","unstructured":"Biswal PK, Biswas S (2019) A binary decision diagram approach to on-line testing of asynchronous circuits with dynamic and static C-elements. J Electron Test, Springer 35(5):715\u2013727","journal-title":"J Electron Test, Springer"},{"issue":"5","key":"6066_CR5","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1007\/s10836-005-1139-7","volume":"21","author":"S Biswas","year":"2005","unstructured":"Biswas S, Mukhopadhyay S, Patra A (2005) A formal approach to on-line monitoring of digital VLSI circuits: theory, design and implementation. J Electron Test, Springer 21(5):503\u2013537","journal-title":"J Electron Test, Springer"},{"issue":"06","key":"6066_CR6","doi-asserted-by":"publisher","first-page":"1069","DOI":"10.1142\/S0218126608004757","volume":"17","author":"S Biswas","year":"2008","unstructured":"Biswas S, Mukhopadhyay S, Patra A, Sarkar D (2008) Unified technique for on-line testing of digital circuits: delay and stuck-at fault models. J Circuits, Syst Comput, World Scientific 17(06):1069\u20131089","journal-title":"J Circuits, Syst Comput, World Scientific"},{"key":"6066_CR7","doi-asserted-by":"crossref","unstructured":"Biswas S, Mukhopadhyay S, Patra A, Sarkar D (2006) Concurrent testing of digital circuits for advanced fault models. In: Proc. of Design and Diagnostics of Electronic Circuits and systems, IEEE, pp 202\u2013207","DOI":"10.1109\/DDECS.2006.1649612"},{"key":"6066_CR8","doi-asserted-by":"crossref","unstructured":"Biswas S, Srikanth P, Jha R, Mukhopadhyay S, Patra A, Sarkar D (2005) On-line testing of digital circuits for n-detect and bridging fault models. In: Proc. of Asian Test Symposium (ATS\u201905), pp 88\u201393","DOI":"10.1109\/ATS.2005.85"},{"issue":"1","key":"6066_CR9","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/92.820766","volume":"8","author":"C Bolchini","year":"2000","unstructured":"Bolchini C, Montandon R, Salice F, Sciuto D (2000) Design of VHDL based totally self-checking finite state machine and data path descriptions. IEEE Trans VLSI Syst 8(1):98\u2013103","journal-title":"IEEE Trans VLSI Syst"},{"key":"6066_CR10","volume-title":"Essentials of electronic testing for digital, memory and mixed-signal VLSI Circuits","author":"M Bushnell","year":"2006","unstructured":"Bushnell M, Agrawal V (2006) Essentials of electronic testing for digital, memory and mixed-signal VLSI Circuits, vol 17. Springer Science and Business Media"},{"issue":"8","key":"6066_CR11","doi-asserted-by":"publisher","first-page":"815","DOI":"10.1109\/12.795123","volume":"48","author":"WF Chang","year":"1999","unstructured":"Chang WF, Wu CW (1999) Low-cost modular totally self-checking checker design for m-out-of-n code. IEEE Trans Comput 48(8):815\u2013826","journal-title":"IEEE Trans Comput"},{"issue":"10","key":"6066_CR12","doi-asserted-by":"publisher","first-page":"1280","DOI":"10.1109\/12.5989","volume":"37","author":"S Dhawan","year":"1988","unstructured":"Dhawan S, Vries CD (1988) Design of self-checking sequential machines. IEEE Trans Comput 37(10):1280\u20131284","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"6066_CR13","doi-asserted-by":"publisher","first-page":"1729","DOI":"10.1109\/TIM.2003.818733","volume":"52","author":"P Drineas","year":"2003","unstructured":"Drineas P, Makris Y (2003) SPaRre: Selective partial replication for concurrent fault-detection in fsms. IEEE Trans Instrum Meas 52(6):1729\u20131737","journal-title":"IEEE Trans Instrum Meas"},{"key":"6066_CR14","doi-asserted-by":"crossref","unstructured":"Drineas P, Makris Y (2002) Non-intrusive design of concurrently self-testable FSMs. In: Proc. of Asian Test Symposium, pp 33\u201338","DOI":"10.1109\/ATS.2002.1181681"},{"key":"6066_CR15","doi-asserted-by":"crossref","unstructured":"El-Mahlawy MH (2015) Signature multi-mode hardware-based self-test architecture for digital integrated circuits In: Proc. of International Conference on Electronics, Circuits, and Systems (ICECS), pp 437\u2013441","DOI":"10.1109\/ICECS.2015.7440342"},{"key":"6066_CR16","doi-asserted-by":"crossref","unstructured":"Emmert JM, Stroud CE, Bailey JR (2000) A new bridging fault model for more accurate fault behavior. In: Proc. of Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No. 00CH37057), IEEE, pp 481\u2013485","DOI":"10.1109\/AUTEST.2000.885628"},{"issue":"3","key":"6066_CR17","doi-asserted-by":"publisher","first-page":"706","DOI":"10.1109\/TC.2015.2479628","volume":"65","author":"M Favalli","year":"2016","unstructured":"Favalli M, Dalpasso M (2016) Boolean and pseudo-boolean test generation for feedback bridging faults. IEEE Trans Comput 65(3):706\u2013715","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"6066_CR18","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/54.990438","volume":"19","author":"M Favalli","year":"2002","unstructured":"Favalli M, Metra C (2002) On-line testing approach for very deep-submicron ICs. IEEE Des Test Comput 19(2):16\u201323","journal-title":"IEEE Des Test Comput"},{"key":"6066_CR19","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1007\/978-981-13-8821-7_9","volume-title":"Design and testing of reversible logic","author":"H Gaur","year":"2020","unstructured":"Gaur H, Sasamal T, Singh A, Mohan A (2020) Fault models and test approaches in reversible logic circuits. Design and testing of reversible logic. Springer, pp 153\u2013167"},{"key":"6066_CR20","unstructured":"ISCAS89 sequential benchmark circuits. https:\/\/filebox.ece.vt.edu\/~mhsiao\/iscas89.html"},{"key":"6066_CR21","doi-asserted-by":"crossref","unstructured":"Maier J, Steininger A (2014) Online test vector insertion: a concurrent built-in self-testing (CBIST) approach for asynchronous logic. In: Proc. of 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp 33\u201338","DOI":"10.1109\/DDECS.2014.6868759"},{"key":"6066_CR22","volume-title":"Digital logic and computer design","author":"MM Mano","year":"2017","unstructured":"Mano MM (2017) Digital logic and computer design. Pearson Education, India"},{"issue":"1","key":"6066_CR23","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1016\/S0167-9317(99)00435-9","volume":"49","author":"M Nicolaidis","year":"1999","unstructured":"Nicolaidis M, Anghel L (1999) Concurrent checking for VLSI. Microelectron Eng, Elsevier 49(1):139\u2013156","journal-title":"Microelectron Eng, Elsevier"},{"issue":"1\u20132","key":"6066_CR24","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1008244815697","volume":"12","author":"M Nicolaidis","year":"1998","unstructured":"Nicolaidis M, Zorian Y (1998) On-line testing for VLSI- A compendium of approaches. J Electron Test, Springer 12(1\u20132):7\u201320","journal-title":"J Electron Test, Springer"},{"issue":"5","key":"6066_CR25","doi-asserted-by":"publisher","first-page":"1555","DOI":"10.1109\/TNS.2005.855819","volume":"52","author":"B Nicolescu","year":"2005","unstructured":"Nicolescu B, Gorse N, Savaria Y, Aboulhamid E, Velazco R (2005) On the use of model checking for the verification of a dynamic signature monitoring approach. IEEE Trans Nucl Sci 52(5):1555\u20131561","journal-title":"IEEE Trans Nucl Sci"},{"key":"6066_CR26","unstructured":"Rayudu K, Jahagirdar J, Rao P (2020) Modern design approach of faults (toggling faults, bridge faults and SAT) of reduced ordered binary decision diagram based on combo & sequential blocks. Int J Reconfigurable & Embedded Syst ISSN 2089\u00a0(4864)4864"},{"key":"6066_CR27","unstructured":"Robinson SH, Shen JP (1992) Direct methods for synthesis of self-monitoring state machines. In: Proc. of International Symposium on Fault-Tolerant Computing, pp 306\u2013315"},{"issue":"3","key":"6066_CR28","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1023\/B:JETT.0000029461.92122.e0","volume":"20","author":"MB Tahoori","year":"2004","unstructured":"Tahoori MB (2004) Application-specific bridging fault testing of FPGAs. J Electron Test, Springer 20(3):279\u2013289","journal-title":"J Electron Test, Springer"},{"issue":"8","key":"6066_CR29","doi-asserted-by":"publisher","first-page":"1012","DOI":"10.1109\/TC.2008.49","volume":"57","author":"I Voyiatzis","year":"2008","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D, Halatsis C, Makri FS, Hatzimihail M (2008) An input vector monitoring concurrent BIST architecture based on a precomputed test set. IEEE Trans Comput 57(8):1012\u20131022","journal-title":"IEEE Trans Comput"},{"issue":"8","key":"6066_CR30","doi-asserted-by":"publisher","first-page":"1567","DOI":"10.1109\/TVLSI.2014.2343156","volume":"23","author":"Y Zhao","year":"2015","unstructured":"Zhao Y, Khursheed S, Al-Hashimi BM (2015) Online fault tolerance technique for TSV-based 3D-IC. IEEE Trans Very Large Scale Integr VLSI Syst 23(8):1567\u20131571","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06066-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06066-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06066-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T06:20:53Z","timestamp":1691562053000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06066-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,24]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["6066"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06066-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2023,5,24]]},"assertion":[{"value":"1 November 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 April 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 May 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The author declare that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest\/Conflict of Interest"}}]}}