{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:31:49Z","timestamp":1766269909259},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1007\/s10836-023-06078-3","type":"journal-article","created":{"date-parts":[[2023,8,11]],"date-time":"2023-08-11T08:02:41Z","timestamp":1691740961000},"page":"421-433","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Diagnosis of Analog and Digital Circuit Faults Using Exponential Deep Learning Neural Network"],"prefix":"10.1007","volume":"39","author":[{"given":"R. Saravana","family":"Ram","sequence":"first","affiliation":[]},{"given":"M. Lordwin Cecil","family":"Prabhaker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,8,11]]},"reference":[{"key":"6078_CR1","doi-asserted-by":"publisher","first-page":"2531","DOI":"10.1007\/s11831-021-09694-4","volume":"29","author":"G Ahmed","year":"2022","unstructured":"Ahmed G (2022) Particle swarm optimization algorithm and its applications: a systematic review. Arch Comput Methods Eng 29:2531\u20132561","journal-title":"Archives of Computational Methods in Engineering"},{"key":"6078_CR2","unstructured":"Alex S (2021) Fundamentals of Recurrent Neural Network (RNN) and Long Short-Term Memory (LSTM) Network. Arxiv 1\u201343.\u00a0https:\/\/arxiv.org\/pdf\/1808.03314.pdf"},{"key":"6078_CR3","doi-asserted-by":"publisher","unstructured":"Arabi A, Bourouba N, Belaout A, Ayad M (2018) An accurate classifier based on adaptive neuro-fuzzy and features selection techniques for fault classification in analog circuits. Integration, the VLSI J 64:50\u201359. https:\/\/doi.org\/10.1016\/j.vlsi.2018.08.001","DOI":"10.1016\/j.vlsi.2018.08.001"},{"key":"6078_CR4","doi-asserted-by":"publisher","unstructured":"Eslami M, Ghavami B, Raji M, Mahani A (2020) A survey on fault injection methods of digital integrated circuits.\u00a0Integr VLSI J\u00a071:154\u2013163.\u00a0https:\/\/doi.org\/10.1016\/j.vlsi.2019.11.006","DOI":"10.1016\/j.vlsi.2019.11.006"},{"key":"6078_CR5","doi-asserted-by":"publisher","unstructured":"Gaber L, Hussein AI, Moness M (2021) Fault detection based on deep learning for digital VLSI circuits. Procedia Comp Sci 194:122\u2013131. https:\/\/doi.org\/10.1016\/j.procs.2021.10.065","DOI":"10.1016\/j.procs.2021.10.065"},{"key":"6078_CR6","doi-asserted-by":"publisher","unstructured":"Gao Z, Zhang L, Cheng Y, Guo K, Ullah A, Reviriego P (2021) Design of FPGA-implemented reed\u2013solomon erasure code (RS-EC) decoders with fault detection and location on user memory.\u00a0EEE Trans Very Large Scale Integr (VLSI) Syst\u00a029(6):1073\u20131082. https:\/\/doi.org\/10.1109\/ICASSP.2005.1415905","DOI":"10.1109\/ICASSP.2005.1415905"},{"key":"6078_CR7","doi-asserted-by":"publisher","unstructured":"Gaur HM, Singh AK, Mohan A, Fujita M, Pradhan DK (2020) Design of single bit fault tolerant reversible circuits. IEEE Des Test 38(2):89\u201396. https:\/\/doi.org\/10.1109\/MDAT.2020.3006808","DOI":"10.1109\/MDAT.2020.3006808"},{"key":"6078_CR8","doi-asserted-by":"publisher","unstructured":"Gaur HM, Singh AK, Ghanekar U (2020) Design for stuck-at fault testability in toffoli\u2013fredkin reversible circuits.Natl Acad Sci Lett\u00a044(6):215\u2013220. https:\/\/doi.org\/10.14429\/dsj.68.11328","DOI":"10.14429\/dsj.68.11328"},{"key":"6078_CR9","doi-asserted-by":"publisher","unstructured":"Govindaraj V, Manoharan K, Prabha KL, Dhanasekarp S, Sreekanth K (2022) Minimum power test pattern generator for testing VLSI circuits. 6th International Conference on Devices, Circuits and Systems (ICDCS), 21\u201322 April, Coimbatore, India.\u00a0https:\/\/doi.org\/10.1109\/ICDCS54290.2022.9780773","DOI":"10.1109\/ICDCS54290.2022.9780773"},{"key":"6078_CR10","doi-asserted-by":"publisher","unstructured":"IshraqulHuq SM, Roy A, Ahmed M, Mahin AU (2020) Efficient detection of transistor stuck-on faults in CMOS circuits using low-overhead single-ended ring oscillators. J Comput Electron 19(4):1685\u20131694.\u00a0https:\/\/doi.org\/10.1007\/s10825-020-01555-w","DOI":"10.1007\/s10825-020-01555-w"},{"key":"6078_CR11","doi-asserted-by":"publisher","unstructured":"Khera VK, Sharma RK, Gupta AK (2017) A heuristic fault based optimization approach to reduce test vectors count in VLSI testing.\u00a0J King Saud Univ Comput Inf\u00a031(2):229\u2013234. https:\/\/doi.org\/10.1016\/j.jksuci.2017.02.001","DOI":"10.1016\/j.jksuci.2017.02.001"},{"key":"6078_CR12","doi-asserted-by":"publisher","unstructured":"Kumar P, Sharma RK (2016) Real-time fault tolerant full adder design for critical applications.\u00a0Eng Sci Technol Int J\u00a019(3):1465\u20131472.\u00a0https:\/\/doi.org\/10.1049\/iet-cds.2017.0505","DOI":"10.1049\/iet-cds.2017.0505"},{"key":"6078_CR13","doi-asserted-by":"publisher","unstructured":"Laith A, Dalia Y, Mohamed A, Ahmed A, Mohammed A, Amir H (2021) Aquila optimizer: a novel meta-heuristic optimization algorithm. Comp Ind Eng 157:1\u201337. https:\/\/doi.org\/10.1016\/j.cie.2021.107250","DOI":"10.1016\/j.cie.2021.107250"},{"key":"6078_CR14","doi-asserted-by":"publisher","unstructured":"Lee KJ, Wu CH, Hou TY (2021) An efficient procedure to generate highly compact diagnosis patterns for transition faults.\u00a0IEEE Trans Comput Aided Des Integr\u00a041(3):737\u2013749. https:\/\/doi.org\/10.1109\/TCAD.2021.3061514","DOI":"10.1109\/TCAD.2021.3061514"},{"key":"6078_CR15","doi-asserted-by":"publisher","unstructured":"Luo Q, He Y, Sun Y (2018) Time-efficient fault detection and diagnosis system for analog circuits. Automatika 59(3\u20134):302\u2013310.\u00a0https:\/\/doi.org\/10.1080\/00051144.2018.1541644","DOI":"10.1080\/00051144.2018.1541644"},{"key":"6078_CR16","doi-asserted-by":"crossref","unstructured":"Manogaran M, Mohamed L (2022) Analysis of artificial neural network: architecture, types, and forecasting applications. J Electric Comp Eng 1\u201323.\u00a0https:\/\/downloads.hindawi.com\/journals\/jece\/2022\/5416722.pdf","DOI":"10.1155\/2022\/5416722"},{"key":"6078_CR17","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2020.1772127","author":"B Mondal","year":"2020","unstructured":"Mondal B, Bandyopadhyay C, Bhattacharjee A, Roy D, Parekh S, Rahaman H (2020) An approach for detection and localization of missing gate faults in reversible circuit. IETE J Res. https:\/\/doi.org\/10.1080\/03772063.2020.1772127","journal-title":"IETE J Res"},{"key":"6078_CR18","doi-asserted-by":"publisher","unstructured":"Nirmalraj T, Radhakrishnan S, Pandiyan SK (2021) Automatic diagnosis of single fault in inter connect testing of SRAM\u2010based FPGA.\u00a0IET Comput Digit Tech\u00a015(1):362\u2013371. https:\/\/doi.org\/10.1049\/cdt2.12028","DOI":"10.1049\/cdt2.12028"},{"key":"6078_CR19","doi-asserted-by":"publisher","unstructured":"Pandaram K, Rathnapriya S, Manikandan V (2021) Fault diagnosis of linear analog electronic circuit based on natural response specification using K-NN algorithm. J Electron Test 37(1):83\u201396.\u00a0https:\/\/doi.org\/10.1007\/s10836-020-05922-0","DOI":"10.1007\/s10836-020-05922-0"},{"key":"6078_CR20","doi-asserted-by":"publisher","unstructured":"Parai M, Ghosh K, Rahaman H (2020) Fusion of information for fault diagnosis in analog circuits. IEEE 17th India Council International Conference (INDICON), 10\u201313 December 2020, New Delhi, India.\u00a0https:\/\/doi.org\/10.1016\/j.aeue.2017.01.002","DOI":"10.1016\/j.aeue.2017.01.002"},{"key":"6078_CR21","doi-asserted-by":"publisher","unstructured":"Rahaman H, Kole DK, Das DK, Bhattacharya BB (2011) Fault diagnosis in reversible circuits under missing-gate fault model. Comp Electric Eng 37(4):475\u2013485. https:\/\/doi.org\/10.1016\/j.compeleceng.2011.05.005","DOI":"10.1016\/j.compeleceng.2011.05.005"},{"key":"6078_CR22","doi-asserted-by":"publisher","first-page":"611","DOI":"10.1007\/s13244-018-0639-9","volume":"9","author":"MN Rikiya","year":"2018","unstructured":"Rikiya MN, Richard K, Kaori T (2018) Convolutional neural networks: an overview and application in radiology. Insights Imaging 9:611\u2013629","journal-title":"Insights Imaging"},{"key":"6078_CR23","doi-asserted-by":"publisher","unstructured":"Sanyal S, Garapati SPPK, Patra A, Dasgupta P, Bhattacharya M (2019) Fault classification and coverage of analog circuits using DC operating point and frequency response analysis. Great Lakes Symposium on VLSI, 9\u201311 May, Tysons Corner VA USA.\u00a0https:\/\/doi.org\/10.1145\/3299874.3317976","DOI":"10.1145\/3299874.3317976"},{"key":"6078_CR24","unstructured":"Sarat KS (2015) Deep Learning in Neural Networks: The science behind an Artificial Brain.\u00a0https:\/\/www.academia.edu\/35881239\/Deep_Learning_in_Neural_Networks_The_science_behind_an_Artificial_Brain"},{"key":"6078_CR25","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.advengsoft.2016.01.008","volume":"95","author":"M Seyedali","year":"2016","unstructured":"Seyedali M, Andrew L (2016) The whale optimization algorithm. Adv Eng Softw 95:51\u201367","journal-title":"Adv Eng Softw"},{"key":"6078_CR26","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1016\/j.engappai.2019.01.001","volume":"80","author":"S Shadravan","year":"2019","unstructured":"Shadravan S, Naji H, Bardsiri V (2019) The Sailfish Optimizer: A novel nature-inspired metaheuristic algorithm for solving constrained engineering optimization problems Engineering Applications of Artificial Intelligence. Eng Appl Artif Intell 80:20\u201334","journal-title":"Eng Appl Artif Intell"},{"key":"6078_CR27","doi-asserted-by":"publisher","unstructured":"Somanathan GR, Bhakthavathchalu R, Krishnakumar M (2021) Balanced scan chain analysis to improve fault coverage in VLSI circuits. Sixth International Conference on Inventive Computation Technologies [ICICT], 20\u201322 January, Coimbatore, India.\u00a0https:\/\/doi.org\/10.1109\/ICICT50816.2021.9358633","DOI":"10.1109\/ICICT50816.2021.9358633"},{"key":"6078_CR28","doi-asserted-by":"publisher","unstructured":"Sun P, Yang Z, Jiang Y, Jia S, Peng X (2021) A fault diagnosis method of modular analog circuit based on SVDD and D\u2013S evidence theory. Sensors 21(20):1\u201319.\u00a0https:\/\/doi.org\/10.1016\/j.patrec.2005.08.025","DOI":"10.1016\/j.patrec.2005.08.025"},{"key":"6078_CR29","doi-asserted-by":"publisher","unstructured":"Srimani S, Parai M, Ghosh K, Rahaman H (2020) A statistical approach of analog circuit fault detection utilizing kolmogorov\u2013smirnov test method. Circuits, Systems and Signal Processing 40(5):2091\u20132113.\u00a0https:\/\/doi.org\/10.1007\/s00034-020-01572-x","DOI":"10.1007\/s00034-020-01572-x"},{"key":"6078_CR30","doi-asserted-by":"publisher","unstructured":"Takahashi D, Iizuka T, Khanh NNM, Nakura T, Asada K (2018) Fault detection of VLSI power supply network based on current estimation from surface magnetic field.\u00a0IEEE Trans Instrum Meas 68(7):2519\u20132530. https:\/\/doi.org\/10.1109\/TIM.2018.2866300","DOI":"10.1109\/TIM.2018.2866300"},{"key":"6078_CR31","doi-asserted-by":"publisher","unstructured":"Tavakkolai H, Ardeshir G, Baleghi Y (2021) Fast adder with the ability of multiple faults detection and correction.\u00a0Int J Nonlinear Anal Appl\u00a012:937\u2013950.\u00a0https:\/\/doi.org\/10.22075\/ijnaa.2021.5526","DOI":"10.22075\/ijnaa.2021.5526"},{"key":"6078_CR32","doi-asserted-by":"publisher","unstructured":"Yang Y, Wang L, Chen H, Wang C (2021) An end-to-end denoisingautoencoder-based deep neural network approach for fault diagnosis of analog circuit.\u00a0Analog Integr Circuits Signal Process\u00a0107(3):605\u2013616.\u00a0https:\/\/doi.org\/10.1007\/s10470-021-01835-w","DOI":"10.1007\/s10470-021-01835-w"},{"key":"6078_CR33","doi-asserted-by":"publisher","unstructured":"Zhang Y, Zhang B, Agrawal VD (2014) Diagnostic test generation for transition delay faults using stuck-at fault detection tools. J Electron Test 30(6):763\u2013780.\u00a0https:\/\/doi.org\/10.1109\/TEST.2009.5355681","DOI":"10.1109\/TEST.2009.5355681"},{"key":"6078_CR34","unstructured":"https:\/\/github.com\/cad-polito-it\/I99T"},{"key":"6078_CR35","unstructured":"https:\/\/iwls.org\/iwls2005\/benchmarks.html"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06078-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06078-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06078-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,30]],"date-time":"2023-09-30T07:12:45Z","timestamp":1696057965000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06078-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":35,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,8]]}},"alternative-id":["6078"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06078-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]},"assertion":[{"value":"13 October 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 July 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 August 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"This article does not contain any studies with human participants or animals performed by any of the authors.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent of Publication"}},{"value":"The authors declare that they have no conflict of interest.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}