{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T14:50:32Z","timestamp":1774277432525,"version":"3.50.1"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1007\/s10836-023-06088-1","type":"journal-article","created":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T12:02:48Z","timestamp":1698148968000},"page":"555-570","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["MATLAB-Open Source Tool Based Framework for Test Generation for Digital Circuits Using Evolutionary Algorithms"],"prefix":"10.1007","volume":"39","author":[{"given":"Priyajit","family":"Bhattacharya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9937-0308","authenticated-orcid":false,"given":"Rahul","family":"Bhattacharya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himasree","family":"Deka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,10,24]]},"reference":[{"key":"6088_CR1","doi-asserted-by":"publisher","unstructured":"Abdelatty M, Gaber M, Shalan M (2021) Fault: Open-Source EDA\u2019s Missing DFT Toolchain. In:\u00a0IEEE Design Test 38(2):45\u201352.\u00a0https:\/\/doi.org\/10.1109\/MDAT.2021.3051850","DOI":"10.1109\/MDAT.2021.3051850"},{"key":"6088_CR2","doi-asserted-by":"publisher","unstructured":"Abramovici M, Kulikowski JJ, Menon PR, Miller DT (1986) SMART And FAST: Test Generation for VLSI Scan-Design Circuits. In: IEEE Design Test Compt 3(4):43\u201354. https:\/\/doi.org\/10.1109\/MDT.1986.294975","DOI":"10.1109\/MDT.1986.294975"},{"key":"6088_CR3","doi-asserted-by":"publisher","unstructured":"Alateeq MM, Pedrycz W (2017) Analysis of optimization algorithms in automated test pattern generation for sequential circuits. In Proc.\u00a0The IEEE Int Conf Sys Man Cybern (SMC). Banff, AB, Canada 1834\u20131839.\u00a0https:\/\/doi.org\/10.1109\/SMC.2017.8122883","DOI":"10.1109\/SMC.2017.8122883"},{"key":"6088_CR4","doi-asserted-by":"publisher","unstructured":"Arslan T, O'Dare MJ (1997) A genetic algorithm for multiple fault model test generation for combinational VLSI circuits. In Proc.\u00a0Second International Conference On Genetic Algorithms In Engineering Systems: Innovations And Applications. Glasgow, UK, 462\u2013466. https:\/\/doi.org\/10.1049\/cp:19971224","DOI":"10.1049\/cp:19971224"},{"key":"6088_CR5","doi-asserted-by":"publisher","unstructured":"Baid A, Srivastava AK (2013) Generating test patterns for fault detection in combinational circuits using genetic algorithm\". In Proc Students Conf Eng Sys (SCES), Allahabad, India, 1\u20134. https:\/\/doi.org\/10.1109\/SCES.2013.6547506","DOI":"10.1109\/SCES.2013.6547506"},{"key":"6088_CR6","doi-asserted-by":"publisher","unstructured":"Brglez F, Bryan D, Kozminski K (1989) Combinational profiles of sequential benchmark circuits.\u00a0In Proc. The IEEE Int Symp Circuits Syst (ISCAS), Portland, OR, USA, 3:1929\u20131934.\u00a0https:\/\/doi.org\/10.1109\/ISCAS.1989.100747","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"6088_CR7","unstructured":"Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In Proc. IEEE Int Symp Circuits Sys (ISCAS\u201985), Kyoto, Japan"},{"key":"6088_CR8","unstructured":"Bushnell M, Agrawal V (2004) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. 17. Springer Science & Business Media, ISBN:0\u20137923\u20137991\u20138."},{"key":"6088_CR9","unstructured":"Cadence Modus DFT Software Solution from Cadence (2020) [Online]. Available at: https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/test\/modus-test.html"},{"key":"6088_CR10","unstructured":"Chandrasekara B (2013) Evolutionary Algorithms for Low Power Test Pattern Generator. In: Int J Comp Appl (0975 \u2013 8887)\u00a066(7):1\u20136"},{"key":"6088_CR11","doi-asserted-by":"publisher","unstructured":"Corno F, Prinetto P, Rebaudengo M, Reorda MS (1996) GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. In: IEEE Trans Comput-Aided Des Integ Circuits Sys 15(8):991\u20131000. https:\/\/doi.org\/10.1109\/43.511578","DOI":"10.1109\/43.511578"},{"key":"6088_CR12","unstructured":"Fujiwara H (1985) Fan: A fanout-oriented test pattern generation algorithm. In Proc. IEEE Int Symp Circuits and Syst 671\u2013674"},{"key":"6088_CR13","unstructured":"Goldberg DE (1989) Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, MA: Addison-Wesley, P.41 ISBN0\u2013201\u201315767\u20135"},{"key":"6088_CR14","doi-asserted-by":"publisher","unstructured":"Hong SJ (1993) A 15-valued fast test generation for combinational circuits. In Proc. IEEE 2nd Asian Test Symposium (ATS), Beijing, China, 113\u2013118.\u00a0https:\/\/doi.org\/10.1109\/ATS.1993.398789","DOI":"10.1109\/ATS.1993.398789"},{"key":"6088_CR15","unstructured":"Ivask E, Raik J, Ubar R (1998) Comparison of Genetic and Random Techniques for Test Pattern Generation. Masters Thesis, Computer Engineering Department, Tallinn Technical University"},{"key":"6088_CR16","unstructured":"Kalyana RK (1997) Minimizing N-Detect Tests for Combinational Circuits. M.SC Thesis, Auburn University, Auburn, Alabama"},{"key":"6088_CR17","doi-asserted-by":"publisher","unstructured":"Keim M, Drechsler N, Drechsler R, Becker B (2001) Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits.\u00a0In: J Electron Test\u00a017:37\u201351. https:\/\/doi.org\/10.1023\/A:1011193725824","DOI":"10.1023\/A:1011193725824"},{"key":"6088_CR18","doi-asserted-by":"publisher","unstructured":"Kennedy J, Eberhart R (1995) Particle swarm optimization. In Proc. ICNN'95 - Int Conf Neural Netw, Perth, WA, Australia, 4:1942\u20131948.\u00a0https:\/\/doi.org\/10.1109\/ICNN.1995.488968","DOI":"10.1109\/ICNN.1995.488968"},{"key":"6088_CR19","doi-asserted-by":"publisher","unstructured":"Kennedy J, Eberhart RC (1997) A discrete binary version of the particle swarm algorithm. In Proc.\u00a0The IEEE International Conference on Systems, Man, and Cybernetics. Computational Cybernetics and Simulation, Orlando, FL, USA, 5:4104\u20134108.\u00a0https:\/\/doi.org\/10.1109\/ICSMC.1997.637339","DOI":"10.1109\/ICSMC.1997.637339"},{"key":"6088_CR20","doi-asserted-by":"publisher","unstructured":"Khera VK, Sharma RK, Gupta AK (2019) A heuristic fault based optimization approach to reduce test vectors count in VLSI testing. In: J King Saud Univ Comput Inf Sci-Elsevier 31(2):229\u2013234. https:\/\/doi.org\/10.1016\/j.jksuci.2017.02.001","DOI":"10.1016\/j.jksuci.2017.02.001"},{"key":"6088_CR21","doi-asserted-by":"publisher","unstructured":"Lee HK, Ha DS (1996) HOPE: an efficient parallel fault simulator for synchronous sequential circuits. In: IEEE Trans Comput-Aided Des Int Circuits Syst 15(9):1048\u20131058. https:\/\/doi.org\/10.1109\/43.536711","DOI":"10.1109\/43.536711"},{"key":"6088_CR22","doi-asserted-by":"publisher","unstructured":"Lipovsk\u00fd M, J. \u0160varc J, Gramatov\u00e1 E, Fi\u0161er P (2016) A new user-friendly ATPG platform for digital circuits. In Proc.\u00a02016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Kosice, Slovakia. 1\u20134.\u00a0https:\/\/doi.org\/10.1109\/DDECS.2016.7482474","DOI":"10.1109\/DDECS.2016.7482474"},{"key":"6088_CR23","doi-asserted-by":"publisher","unstructured":"Miyase K, Kajihara S (2004) XID: Don't care identification of test patterns for combinational circuits. In:\u00a0IEEE Trans Comput-Aided Design Int Circuits Syst 23(2):321\u2013326. https:\/\/doi.org\/10.1109\/TCAD.2003.822103","DOI":"10.1109\/TCAD.2003.822103"},{"key":"6088_CR24","doi-asserted-by":"publisher","unstructured":"Malaiya YK (1995) \"Antirandom testing: getting the most out of black-box testing. In Proc. Sixth International Symposium on Software Reliability Engineering. ISSRE'95, Toulouse, France. 86\u201395.\u00a0https:\/\/doi.org\/10.1109\/ISSRE.1995.497647","DOI":"10.1109\/ISSRE.1995.497647"},{"key":"6088_CR25","unstructured":"Mehta U, Devashrayee NM, Dasgupta KS (2008) Implementation of Algorithm For Testability Measures Using MATLAB. In Proc. 3rd International Conference on Advanced Computing & Communication Technologies, ICACCT-2008, pp 1\u20135. Availaible at:\u00a0https:\/\/www.academia.edu\/57304615\/Implementation_of_Algorithm_For_Testability_Measures_Using_MATLAB"},{"key":"6088_CR26","doi-asserted-by":"crossref","unstructured":"Musa EA, Karrar AE, Aain AK (2016) Test Pattern Generation for Integrated Circuit Test Using Distance between Vectors. In: Int J Sci Res (IJSR), ISSN(Online): 2319\u20137064, 5(5):2480\u20132485","DOI":"10.21275\/v5i5.NOV164007"},{"key":"6088_CR27","doi-asserted-by":"publisher","unstructured":"Niermann TM, Cheng WT, Patel JH (1990) PROOFS: a fast, memory efficient sequential circuit fault simulator. In Proc.\u00a027th ACM\/IEEE Design Automation Conference, Orlando, FL, USA, 535\u2013540. https:\/\/doi.org\/10.1109\/DAC.1990.114913","DOI":"10.1109\/DAC.1990.114913"},{"key":"6088_CR28","doi-asserted-by":"publisher","unstructured":"Prinetto P, Rebaudengo M, Sonza Reorda M (1994) An automatic test pattern generator for large sequential circuits based on Genetic Algorithms. In Proc Int Test Conf, Washington, DC, USA, 240\u2013249. https:\/\/doi.org\/10.1109\/TEST.1994.527955","DOI":"10.1109\/TEST.1994.527955"},{"key":"6088_CR29","doi-asserted-by":"publisher","unstructured":"Pomeranz I, Reddy LN, Reddy SM (1993) COMPACTEST: a method to generate compact test sets for combinational circuits. In: IEEE Transact Comput-Aided Design Int Circuits Syst 12(7):1040\u20131049. https:\/\/doi.org\/10.1109\/43.238040","DOI":"10.1109\/43.238040"},{"key":"6088_CR30","unstructured":"Raghuraman A (2005) To Generate a Single Test Vector to detect all\/most number of faults in a given combinational circuit. [Online]. Availaible at: https:\/\/view.officeapps.live.com\/op\/view.aspx?src=https%3A%2F%2Fwww.eng.auburn.edu%2F~agrawvd%2FCOURSE%2FE7250_05%2FREPORTS_PROJ%2FRaghuraman_ATPG.doc&wdOrigin=BROWSELINK"},{"key":"6088_CR31","doi-asserted-by":"publisher","unstructured":"Rudnick EM, Patel JH, Greenstein GS, Niermann TM (1997) A genetic algorithm framework for test generation. In: IEEE Trans Comput-Aided Des Int Circuits Sys 16(9):1034\u20131044. https:\/\/doi.org\/10.1109\/43.658571","DOI":"10.1109\/43.658571"},{"key":"6088_CR32","doi-asserted-by":"publisher","unstructured":"Saab DG, Saab YG, Abraham JA (1992) CRIS: A test cultivation program for sequential VLSI circuits.\u00a0In Proc. IEEE\/ACM International Conference on Computer-Aided Design, Santa Clara, CA, USA, 216\u2013219. https:\/\/doi.org\/10.1109\/ICCAD.1992.279372","DOI":"10.1109\/ICCAD.1992.279372"},{"key":"6088_CR33","doi-asserted-by":"publisher","unstructured":"Schulz MH, Trischler E, Sarfert TM (1988) SOCRATES: a highly efficient automatic test pattern generation system. In: IEEE Trans Comput-Aided Des Integr Circuits Syst 7(1):126\u2013137. https:\/\/doi.org\/10.1109\/43.3140","DOI":"10.1109\/43.3140"},{"key":"6088_CR34","doi-asserted-by":"publisher","unstructured":"Singh GP, Lakha BS (2011) Simulink Library Development and Implementation for VLSI Testing in Matlab. In Proc. International Conference on High Performance Architecture and Grid Computing. HPAGC 2011. Communications in Computer and Information Science169. Springer, Berlin, Heidelberg.\u00a0https:\/\/doi.org\/10.1007\/978-3-642-22577-2_31","DOI":"10.1007\/978-3-642-22577-2_31"},{"key":"6088_CR35","unstructured":"Singh R, Rajawat A (2012) Implementation of Genetic Algorithm for Automatic Test Pattern Generation. In: Int J Sci Eng Res 3(4):1\u20136, ISSN 2229\u20135518"},{"key":"6088_CR36","doi-asserted-by":"publisher","unstructured":"Skobtsov YA, Skobtsov VY (2011) 13 Evolutionary Test Generation Methods for Digital Devices. In: M. Adamsk, A. Barkalov., M. W\u0119grzyn. (eds) Design of Digital Systems and Devices. Lect Notes Electr Eng\u00a079:331\u2013361. Springer, Berlin, Heidelberg.\u00a0https:\/\/doi.org\/10.1007\/978-3-642-17545-9_13","DOI":"10.1007\/978-3-642-17545-9_13"},{"key":"6088_CR37","doi-asserted-by":"publisher","unstructured":"Srinivas M, Patnaik LM (1993) A Simulation-Based Test Generation Scheme Using Genetic Algorithms. In Proc.\u00a0Sixth International Conference on VLSI Design, Bombay, India 132\u2013135. https:\/\/doi.org\/10.1109\/ICVD.1993.669663","DOI":"10.1109\/ICVD.1993.669663"},{"key":"6088_CR38","unstructured":"Thakar S (1993) On the generation of test patterns for combinational circuits. M.SC Thesis, Virginia Tech"},{"key":"6088_CR39","unstructured":"TestMAX ATPG from Synopsys (2007) [Online]. Available at: \nhttps:\/\/www.synopsys.com\/implementation-andsignoff\/test-automation\/testmax-atpg.html"},{"key":"6088_CR40","unstructured":"Tessent FastScan from Siemens (2019) [Online]. Available at: \nhttps:\/\/eda.sw.siemens.com\/en-US\/ic\/tessent\/test\/fastscan\/"},{"key":"6088_CR41","unstructured":"User\u2019s Guide for ATALANTA (1991) Virginia Polytechnic & State University. Available at: https:\/\/github.com\/hsluoyz\/Atalanta"},{"key":"6088_CR42","doi-asserted-by":"publisher","unstructured":"Wolfram S (1983) Statistical Mechanics of Cellular Automata. Rev Mod Phys 55:601\u2013644. https:\/\/doi.org\/10.1103\/RevModPhys.55.601","DOI":"10.1103\/RevModPhys.55.601"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06088-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06088-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06088-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T05:05:59Z","timestamp":1705899959000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06088-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":42,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2023,12]]}},"alternative-id":["6088"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06088-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,24]]},"assertion":[{"value":"29 March 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 October 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 October 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no confict of interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interests"}}]}}