{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T17:54:47Z","timestamp":1775757287565,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1007\/s10836-023-06092-5","type":"journal-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T13:02:11Z","timestamp":1702299731000},"page":"571-582","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Performance Efficient and Fault Tolerant Approximate Adder"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0354-6733","authenticated-orcid":false,"given":"Asma","family":"Iqbal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2432-185X","authenticated-orcid":false,"given":"Syed Affan","family":"Daimi","sequence":"additional","affiliation":[]},{"given":"K. Manjunatha","family":"Chari","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,12,11]]},"reference":[{"key":"6092_CR1","doi-asserted-by":"crossref","unstructured":"Albicocco P, Cardarilli GC, Nannarelli A, Petricca M, Re M (2012) Imprecise arithmetic for low power image processing. In: 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR). IEEE, pp 983\u2013987","DOI":"10.1109\/ACSSC.2012.6489164"},{"issue":"1","key":"6092_CR2","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1016\/j.mejo.2006.09.001","volume":"38","author":"M Alioto","year":"2007","unstructured":"Alioto M, Cataldo GD, Palumbo G (2007) Mixed full adder topologies for high-performance low-power arithmetic circuits. Microelectron J 38(1):130\u2013139","journal-title":"Microelectron J"},{"key":"6092_CR3","doi-asserted-by":"crossref","unstructured":"Chakradhar ST, Raghunathan A (2010) Best-effort computing: Re-thinking parallel software and hardware. In: Proceedings of the 47th Design Automation Conference. pp 865\u2013870","DOI":"10.1145\/1837274.1837492"},{"key":"6092_CR4","doi-asserted-by":"crossref","unstructured":"Dokania V, Verma R, Guduri M, Islam A (2018) Design of 10T full adder cell for ultralow-power applications. Ain Shams Eng J 9(4):2363\u20132372","DOI":"10.1016\/j.asej.2017.05.004"},{"key":"6092_CR5","doi-asserted-by":"crossref","unstructured":"Ghosh S, Roy K (2010) Novel low overhead post-silicon self-correction technique for parallel prefix adders using selective redundancy and adaptive clocking.\u00a0IEEE Trans Very Large Scale Integr (VLSI) Syst 19(8):1504\u20131507","DOI":"10.1109\/TVLSI.2010.2051169"},{"key":"6092_CR6","doi-asserted-by":"crossref","unstructured":"Gupta V, Mohapatra D, Park SP, Raghunathan A, Roy K (2011) IMPACT: IMPrecise adders for low-power approximate computing. In: IEEE\/ACM International Symposium on Low Power Electronics and Design. IEEE, pp 409\u2013414","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"6092_CR7","unstructured":"Harris D (2003) A taxonomy of Parallel Prefix networks. Thirty-seventh asilomar conference on signal, systems and computers. https:\/\/ieeexplore.ieee.org"},{"key":"6092_CR8","doi-asserted-by":"crossref","unstructured":"Hasan M, Siddique AH, Mondol AH, Hossain M, Zaman HU, Islam S (2021) Comprehensive study of 1-bit full adder cells: review, performance comparison and scalability analysis. SN Appl Sci 3(6):644","DOI":"10.1007\/s42452-021-04640-2"},{"key":"6092_CR9","doi-asserted-by":"crossref","unstructured":"Iqbal A, Manjunatha Chari K (2022) A brief analysis of fault-tolerant ripple carry adders with a design for reliable approximate adders. In: Proceedings of Second International Conference on Advances in Computer Engineering and Communication Systems: ICACECS 2021. Springer Nature Singapore, Singapore, pp 409\u2013418","DOI":"10.1007\/978-981-16-7389-4_40"},{"key":"6092_CR10","doi-asserted-by":"crossref","unstructured":"Javali RA, Nayak RJ, Mhetar AM, Lakkannavar MC (2014) Design of high speed carry save adder using carry lookahead adder. In: International Conference on Circuits, Communication, Control and Computing. IEEE, pp 33\u201336","DOI":"10.1109\/CIMCA.2014.7057751"},{"key":"6092_CR11","doi-asserted-by":"crossref","unstructured":"Jridi M, Chapel T, Dorez V, Le Bougeant G, Le Botlan A (2018) SoC-based edge computing gateway in the context of the internet of multimedia things: experimental platform. J Low Power Electron Appl 8(1):1","DOI":"10.3390\/jlpea8010001"},{"key":"6092_CR12","doi-asserted-by":"crossref","unstructured":"Kumar UA, Sahith G, Chatterjee SK, Ahmed SE (2022) A high-speed and power-efficient approximate adder for image processing applications. J Circuits Syst Comput 31(03):2250049","DOI":"10.1142\/S0218126622500499"},{"issue":"5","key":"6092_CR13","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1109\/TCSI.2007.895509","volume":"54","author":"JF Lin","year":"2007","unstructured":"Lin JF, Hwang YT, Sheu MH, Ho CC (2007) A novel high-speed and energy efficient 10-transistor full adder design. IEEE Trans Circuits Syst I Regul Pap 54(5):1050\u20131059","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"10","key":"6092_CR14","doi-asserted-by":"publisher","first-page":"3400","DOI":"10.1109\/TCAD.2021.3124763","volume":"41","author":"C Liu","year":"2021","unstructured":"Liu C, Chu C, Xu D, Wang Y, Wang Q, Li H, Cheng KT (2021) HyCA: A hybrid computing architecture for fault-tolerant deep learning. IEEE Trans Comput Aided Des Integr Circuits Syst 41(10):3400\u20133413","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"6092_CR15","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"HR Mahdiani","year":"2009","unstructured":"Mahdiani HR, Ahmadi A, Fakhraie SM, Lucas C (2009) Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans Circuits Syst I Regul Pap 57(4):850\u2013862","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"6092_CR16","doi-asserted-by":"publisher","first-page":"102982","DOI":"10.1109\/ACCESS.2020.2998957","volume":"8","author":"T Nomani","year":"2020","unstructured":"Nomani T, Mohsin M, Pervaiz Z, Shafique M (2020) xUAVs: towards efficient approximate computing for UAVs\u2014low power approximate adders with single LUT delay for FPGA-based aerial imaging optimization. IEEE Access 8:102982\u2013102996","journal-title":"IEEE Access"},{"key":"6092_CR17","doi-asserted-by":"crossref","unstructured":"Parhi R, Kim CH, Parhi KK (2015) Fault-tolerant ripple-carry binary adder using partial triple modular redundancy (PTMR). In: 2015 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 41\u201344","DOI":"10.1109\/ISCAS.2015.7168565"},{"issue":"7","key":"6092_CR18","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1109\/TC.1982.1676055","volume":"31","author":"JH Patel","year":"1982","unstructured":"Patel JH, Fung LY (1982) Concurrent error detection in ALU\u2019s by recomputing with shifted operands. IEEE Trans Computers 31(7):589\u2013595","journal-title":"IEEE Trans Computers"},{"key":"6092_CR19","doi-asserted-by":"crossref","unstructured":"Radhakrishnan S, Nirmalraj T, Ashwin S, Elamaran V, Karn RK (2018) Fault tolerant carry save adders-A NMR configuration approach. In: 2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT). IEEE, pp 210\u2013215","DOI":"10.1109\/ICCPCCT.2018.8574227"},{"key":"6092_CR20","doi-asserted-by":"crossref","unstructured":"Raychaudhuri S (2008) Introduction to Monte Carlo simulation. In: 2008 Winter Simulation Conference. IEEE, pp 91\u2013100","DOI":"10.1109\/WSC.2008.4736059"},{"key":"6092_CR21","doi-asserted-by":"publisher","first-page":"1093","DOI":"10.1109\/TC.1978.1675011","volume":"12","author":"DA Reynolds","year":"1978","unstructured":"Reynolds DA, Metze G (1978) Fault detection capabilities of alternating logic. IEEE Trans Comput 12:1093\u20131098","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"6092_CR22","first-page":"635","volume":"10","author":"A Sanchez-Macian","year":"2021","unstructured":"Sanchez-Macian A, Martin-Toledano A, Bravo-Montes JA, Garcia-Herrero F, Maestro JA (2021) Reducing the impact of defects in Quantum-Dot Cellular Automata (QCA) approximate adders at nano scale. IEEE Trans Emerg Top Comput 10(2):635\u2013647","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"6092_CR23","doi-asserted-by":"crossref","unstructured":"Sasi G (2019) Fault tolerant design using 5-modular redundancy configuration with different voter circuits. CVR J Sci Technol 16(1):32\u201337","DOI":"10.32377\/cvrjst1606"},{"key":"6092_CR24","doi-asserted-by":"crossref","unstructured":"Shams AM, Darwish TK, Bayoumi MA (2002) Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans Very Large Scale Integr (VLSI) Syst 10(1):20\u201329","DOI":"10.1109\/92.988727"},{"key":"6092_CR25","doi-asserted-by":"crossref","unstructured":"Tsounis I, Agiakatsikas D, Psarakis M (2022) A methodology for fault-tolerant pareto-optimal approximate designs of fpga-based accelerators.\u00a0ACM Trans Embed Comput Syst","DOI":"10.1145\/3568021"},{"key":"6092_CR26","doi-asserted-by":"crossref","unstructured":"Tung CK, Hung YC, Huang GS (2007) A low-power high-speed hybrid CMOS full adder for embedded system. In: 2007 IEEE Design and Diagnostics of Electronics Circuits and Systems","DOI":"10.1109\/DDECS.2007.4295280"},{"key":"6092_CR27","unstructured":"Vesterbacka M (1999) A 14-transistor CMOS full adder with full voltage swing nodes. In: 1999 IEEE Workshop on Signal Processing Systems"},{"issue":"34","key":"6092_CR28","first-page":"43","volume":"34","author":"J Von Neumann","year":"1956","unstructured":"Von Neumann J (1956) Probabilistic logics and the synthesis of reliable organisms from unreliable components. Autom Studies 34(34):43\u201398","journal-title":"Autom Studies"},{"key":"6092_CR29","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"NHE Weste","year":"2010","unstructured":"Weste NHE, Harris DM (2010) CMOS VLSI design: a circuits and systems perspective. Addison-Wesley, Boston, MA"},{"issue":"7","key":"6092_CR30","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmerman","year":"1997","unstructured":"Zimmerman R, Fichtner W (1997) Low-power logic styles: CMOS versus pass-transistor logic. IEEE J Solid State Circuits 32(7):1079\u20131090","journal-title":"IEEE J Solid State Circuits"},{"key":"6092_CR31","unstructured":"Zhang M, Gu J, Chang CH (2003) A novel hybrid pass logic with static CMOS output drive full-adder cell. In: Proceedings of the 2003 International Symposium of Circuits and Systems"},{"key":"6092_CR32","doi-asserted-by":"crossref","unstructured":"Zhu N, Goh WL, Zhang W, Yeo KS, Kong ZH (2009) Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans Very Large Scale Integr (VLSI) Syst 18(8):1225\u20131229","DOI":"10.1109\/TVLSI.2009.2020591"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06092-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06092-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06092-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T05:07:02Z","timestamp":1705900022000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06092-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":32,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2023,12]]}},"alternative-id":["6092"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06092-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]},"assertion":[{"value":"20 June 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 October 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"The authors declare that they have no conflicts of interest.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflicts of Interest"}}]}}