{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T22:22:36Z","timestamp":1768342956242,"version":"3.49.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T00:00:00Z","timestamp":1704758400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T00:00:00Z","timestamp":1704758400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100020595","name":"National Science and Technology Council","doi-asserted-by":"publisher","award":["111-2221-E-007-115-MY3"],"award-info":[{"award-number":["111-2221-E-007-115-MY3"]}],"id":[{"id":"10.13039\/100020595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1007\/s10836-023-06095-2","type":"journal-article","created":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T06:02:33Z","timestamp":1704780153000},"page":"31-43","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["General Fault and Soft-Error Tolerant Phase-Locked Loop by Enhanced TMR using A Synchronization-before-Voting Scheme"],"prefix":"10.1007","volume":"40","author":[{"given":"Shun-Hua","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3721-987X","authenticated-orcid":false,"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,1,9]]},"reference":[{"key":"6095_CR1","doi-asserted-by":"crossref","unstructured":"Boulghassoul Y, Massengill LW, Sternberg AL, Bhuva BL, Holman WT (2006) Towards SET mitigation in RF digital PLLs: from error characterization to radiation hardening considerations. IEEE Trans Nuclear Science 53(4):2047\u20132053","DOI":"10.1109\/TNS.2006.876035"},{"key":"6095_CR2","doi-asserted-by":"crossref","unstructured":"Chen P-L, Chung C-C, Lee C-Y (2005) A portable digitally controlled oscillator using novel varactors.\u00a0IEEE Trans Circuits Syst II, Exp Briefs 52(5):233\u2013237","DOI":"10.1109\/TCSII.2005.846307"},{"key":"6095_CR3","doi-asserted-by":"crossref","unstructured":"Chen Z, Lin M, Zheng Y, Wei Z, Huang S, Zou S (2016) Single-event transient characterization of a radiation-tolerant charge-pump phase-locked loop fabricated in 130 nm PD-SOI technology. IEEE Trans Nuclear Science 63(4):2402\u20132408","DOI":"10.1109\/TNS.2016.2590420"},{"key":"6095_CR4","doi-asserted-by":"crossref","unstructured":"Chen W-H, Hsu C-C, Huang S-Y (2020) Rapid PLL monitoring by a novel min-MAX time-to-digital converter.\u00a0Proc IEEE\u00a0Int'l Test Conf\u00a0(ITC), pp. 1\u20138","DOI":"10.1109\/ITC44778.2020.9325217"},{"key":"6095_CR5","unstructured":"CIC Reference Flow for Cell-based IC Design (2008) Chip implementation center, CIC, Taiwan, Document no. CIC-DSD-RD-08\u201301"},{"key":"6095_CR6","doi-asserted-by":"crossref","unstructured":"Hsu H-J, Huang S.Y (2011) A low-jitter ADPLL via a suppressive loop filter and an interpolation-based locking scheme. IEEE Trans Very Large Scale Integr Syst 19(1):165\u2013170","DOI":"10.1109\/TVLSI.2009.2030410"},{"key":"6095_CR7","doi-asserted-by":"crossref","unstructured":"Kim D-S, Song H, Kim T, Kim S, Jeong D-K (2010) A 0.3-1.4 GHz all-digital fractional-N PLL with suppressive loop gain controller. IEEE J Solid-State Circuits 45(11):2300\u20132311","DOI":"10.1109\/JSSC.2010.2064050"},{"key":"6095_CR8","doi-asserted-by":"crossref","unstructured":"Lin DY-W, Wen CH-P (2022) Rad-hard designs by automated latching-delay assignment and time-borrowable d-flip-flop.\u00a0IEEE Trans Comput (TC) 71(5):1008\u20131020","DOI":"10.1109\/TC.2021.3070213"},{"key":"6095_CR9","doi-asserted-by":"crossref","unstructured":"Loveless TD, Massengill LW, Bhuva BL, Holman WT, Witulski AF, Boulghassoul Y (2006) A hardened-by-design technique for RF digital phase-locked loops. IEEE Trans Nuclear Science 53(6):3432\u20133438","DOI":"10.1109\/TNS.2006.886203"},{"key":"6095_CR10","doi-asserted-by":"crossref","unstructured":"Loveless TD, Massengill LW, Bhuva BL, Holman WT, Reed RA, McMorrow D, Melinger JS, Jenkins P (2007) A single-event-hardened phase-locked loop fabricated in 130 nm CMOS. IEEE Trans Nucl Sci 54(6):2012\u20132020","DOI":"10.1109\/TNS.2007.908166"},{"key":"6095_CR11","doi-asserted-by":"crossref","unstructured":"Loveless TD, Massengill LW, Bhuva BL, Holman WT, Casey MC, Reed RA (2008) A probabilistic analysis technique applied to a radiation-hardened-by-design voltage-controlled oscillator for mixed-signal phase-locked loops. IEEE Trans Nucl Sci 55(6):3447\u20133455","DOI":"10.1109\/TNS.2008.2005677"},{"key":"6095_CR12","unstructured":"Nemmani AN (2005) Design techniques for radiation hardened phase-locked loops,\u201d master\u2019s thesis, Oregon State University, A874174"},{"key":"6095_CR13","doi-asserted-by":"crossref","unstructured":"Olsson T, Nilsson P (2004) A digitally controlled PLL for SoC applications. IEEE J Solid-State Circuits 39(5):751\u2013760","DOI":"10.1109\/JSSC.2004.826333"},{"key":"6095_CR14","doi-asserted-by":"crossref","unstructured":"Richards EW, Loveless TD, Kauppila JS, Haeffner TD, Holman WT, Massengill LW.\u00a0IEEE Trans Nucl Sci 67(6):1144\u20131151","DOI":"10.1109\/TNS.2020.2978167"},{"key":"6095_CR15","doi-asserted-by":"crossref","unstructured":"Riley TA, Copeland MA, Kwasniewski TA (1993) Delta-sigma modulation in fractional-n frequency synthesis. IEEE J Solid-State Circuits 28(5):553\u2013559","DOI":"10.1109\/4.229400"},{"key":"6095_CR16","unstructured":"Shuler RL (2010) \u201cSEU\/SET tolerant phase-locked loops\u201d, Chapter 12 of radiation effects in semiconductors edited by K. ImprintCRC Press, Iniewski"},{"key":"6095_CR17","doi-asserted-by":"crossref","unstructured":"Shuler RL, Kouba C, O\u2019Neill PM (2005) SEU performance of TAG based flip-flops. IEEE Trans Nucl Sci 52(6):2550\u20132553","DOI":"10.1109\/TNS.2005.860712"},{"key":"6095_CR18","doi-asserted-by":"crossref","unstructured":"Tzeng C-W, Huang S-Y (2014) Parameterized all-digital PLL architecture and its compiler to support easy process migration. IEEE Trans on VLSI Systems 22(3):621\u2013630","DOI":"10.1109\/TVLSI.2013.2248070"},{"key":"6095_CR19","doi-asserted-by":"crossref","unstructured":"Yang J-Y, Huang S-Y (2020) Fault and soft error tolerant delay-locked loop.\u00a0Proc of\u00a0IEEE\u00a0Asian Test Symp\u00a0(ATS), pp. 1\u20136","DOI":"10.1109\/ATS49688.2020.9301553"},{"key":"6095_CR20","doi-asserted-by":"crossref","unstructured":"Yang J-Y, Huang S-Y (2022) Process resilient fault-tolerant delay locked loop using TMR with dynamic timing correction.\u00a0IEEE Trans. Comput-Aided Design Integr Circuits Syst (TCAD) 41(5):1563\u20131572","DOI":"10.1109\/TCAD.2021.3092683"},{"key":"6095_CR21","doi-asserted-by":"crossref","unstructured":"Zhang Z-H, Chu W, Huang S-Y (2019) A ping-pong methodology for boosting the resilience of cell-based delay-locked loop. IEEE Access 7:97928\u201397937","DOI":"10.1109\/ACCESS.2019.2930775"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06095-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06095-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06095-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T06:14:40Z","timestamp":1715148880000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06095-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,9]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,2]]}},"alternative-id":["6095"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06095-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,9]]},"assertion":[{"value":"23 August 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 January 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"This work was sponsored in part by the Ministry of Science and Technology (MOST) of Taiwan under research grants 111\u20132221-E-007\u2013115-MY3, and in part, by Power Semiconductor Manufacturing Corp. We also acknowledge the help of Taiwan Semiconductor Research Institute (TSRI) for providing the access to the EDA tools.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interest"}}]}}