{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T18:47:24Z","timestamp":1770749244466,"version":"3.50.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274052"],"award-info":[{"award-number":["62274052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974001"],"award-info":[{"award-number":["61974001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174001"],"award-info":[{"award-number":["62174001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62027815"],"award-info":[{"award-number":["62027815"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1007\/s10836-024-06098-7","type":"journal-article","created":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T08:02:39Z","timestamp":1709020959000},"page":"19-30","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Quadruple-Node Upsets Hardened Latch Design Based on Cross-Coupled Elements"],"prefix":"10.1007","volume":"40","author":[{"given":"Zhengfeng","family":"Huang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8614-0922","authenticated-orcid":false,"given":"Zishuai","family":"Li","sequence":"additional","affiliation":[]},{"given":"Liting","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Tianming","family":"Ni","sequence":"additional","affiliation":[]},{"given":"Aibin","family":"Yan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,2,27]]},"reference":[{"issue":"1","key":"6098_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/J.MEJO.2013.09.007","volume":"45","author":"I Wey","year":"2014","unstructured":"Wey I, Yang Y, Wu B, Peng C (2014) A low power-delay-product and robust Isolated-DICE based SEU-tolerant latch circuit design. Microelectron J 45(1):1\u201313. https:\/\/doi.org\/10.1016\/J.MEJO.2013.09.007","journal-title":"Microelectron J"},{"issue":"5","key":"6098_CR2","doi-asserted-by":"publisher","first-page":"3588","DOI":"10.1109\/TAES.2020.2975448","volume":"56","author":"Z Chen","year":"2020","unstructured":"Chen Z, Ding D, Dong Y, Shan Y, Zeng Y, Gao J (2020) Design of a high-performance low-cost radiation-hardened phase-locked loop for space application. IEEE Trans Aerosp Electron Syst 56(5):3588\u20133598. https:\/\/doi.org\/10.1109\/TAES.2020.2975448","journal-title":"IEEE Trans Aerosp Electron Syst"},{"issue":"1","key":"6098_CR3","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/TNS.2017.2756441","volume":"65","author":"M Gadlage","year":"2018","unstructured":"Gadlage M, Roach A, Duncan A, Williams A, Bossev D, Kay M (2018) Multiple-cell upsets induced by single high-energy electrons. IEEE Trans Nucl Sci 65(1):211\u2013216. https:\/\/doi.org\/10.1109\/TNS.2017.2756441","journal-title":"IEEE Trans Nucl Sci"},{"key":"6098_CR4","doi-asserted-by":"publisher","first-page":"817","DOI":"10.1109\/JEDS.2019.2907299","volume":"7","author":"M Ebara","year":"2019","unstructured":"Ebara M, Yamada K, Kojima K, Furuta J, Kobayashi K (2019) Process dependence of soft errors induced by alpha particles, heavy ions, and high energy neutrons on flip flops in FDSOI. IEEE Journal of the Electron Devices Society 7:817\u2013824. https:\/\/doi.org\/10.1109\/JEDS.2019.2907299","journal-title":"IEEE Journal of the Electron Devices Society"},{"key":"6098_CR5","doi-asserted-by":"publisher","unstructured":"Yan A, Zhou Z, Wei S, Cui J, Zhou Y, Ni T, Girard P, Wen X (2022) A highly robust, low delay and DNURecovery latch design for nanoscale CMOS technology. IEEE Trans on Emerg Topics Comput (6):255\u2013260. https:\/\/doi.org\/10.1109\/TETC.2017.2776285","DOI":"10.1109\/TETC.2017.2776285"},{"issue":"1","key":"6098_CR6","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/TETC.2018.2871861","volume":"9","author":"A Yan","year":"2021","unstructured":"Yan A, Lai C, Zhang Y, Cui J, Huang Z, Song J, Guo J, Wen X (2021) Novel low cost, double-and-triple-node-upset-tolerant latch designs for nano-scale CMOS. IEEE Trans Emerg Top Comput 9(1):520\u2013533. https:\/\/doi.org\/10.1109\/TETC.2018.2871861","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"2","key":"6098_CR7","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/TAES.2019.2925448","volume":"56","author":"A Yan","year":"2020","unstructured":"Yan A, Feng X, Hu Y, Lai C, Cui J, Chen Z, Miyase K, Wen X (2020) Design of a triple-node-upset self-recoverable latch for aerospace applications in harsh radiation environments. IEEE Trans Aerosp Electron Syst 56(2):1163\u20131171. https:\/\/doi.org\/10.1109\/TAES.2019.2925448","journal-title":"IEEE Trans Aerosp Electron Syst"},{"issue":"12","key":"6098_CR8","doi-asserted-by":"publisher","first-page":"2076","DOI":"10.1109\/TVLSI.2021.3110135","volume":"29","author":"S Kumar","year":"2021","unstructured":"Kumar S, Mukherjee A (2021) A highly robust and low-power real-time double node upset self-healing latch for radiation-prone applications. IEEE Trans Very Large Scale Integr Syst 29(12):2076\u20132085. https:\/\/doi.org\/10.1109\/TVLSI.2021.3110135","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"1","key":"6098_CR9","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/TDMR.2022.3141427","volume":"22","author":"X Cui","year":"2022","unstructured":"Cui X, Zhang Q, Cui X (2022) A new scheme of the low-cost multiple-node-upset-tolerant latch. IEEE Trans Device Mater Reliab 22(1):50\u201358. https:\/\/doi.org\/10.1109\/TDMR.2022.3141427","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"4","key":"6098_CR10","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/TDMR.2019.2945917","volume":"19","author":"F Sajjade","year":"2019","unstructured":"Sajjade F, Goyal N, Varaprasad B (2019) Rule-based design for multiple nodes upset tolerant latch architecture. IEEE Trans Device Mater Reliab 19(4):680\u2013687. https:\/\/doi.org\/10.1109\/TDMR.2019.2945917","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"9","key":"6098_CR11","doi-asserted-by":"publisher","first-page":"1619","DOI":"10.1109\/TCSII.2020.3013338","volume":"67","author":"Y Li","year":"2020","unstructured":"Li Y, Cheng X, Tan C, Han J, Zhao Y, Wang L, Li T, Tahoori M, Zeng X (2020) A Robust hardened latch featuring tolerance to double-node-upset in 28nm CMOS for spaceborne application. IEEE Trans Circuits Syst II Express Briefs 67(9):1619\u20131623. https:\/\/doi.org\/10.1109\/TCSII.2020.3013338","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"6098_CR12","doi-asserted-by":"publisher","unstructured":"Takahashi S, Namba K (2022) A double node upset tolerant sr latch using c-element. 2022 IEEE Int Conf on Consum Electron (ICCE) pp 101\u2013102. https:\/\/doi.org\/10.1109\/ICCE-Taiwan55306.2022.9869196","DOI":"10.1109\/ICCE-Taiwan55306.2022.9869196"},{"key":"6098_CR13","doi-asserted-by":"publisher","first-page":"113622","DOI":"10.1109\/ACCESS.2021.3104335","volume":"9","author":"H Xu","year":"2021","unstructured":"Xu H, Sun C, Zhou L, Liang H, Huang Z (2021) Design of a highly robust triple-node-upset self-recoverable latch. IEEE Access 9:113622\u2013113630. https:\/\/doi.org\/10.1109\/ACCESS.2021.3104335","journal-title":"IEEE Access"},{"issue":"4","key":"6098_CR14","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1049\/EL.2014.4374","volume":"51","author":"K Katsarou","year":"2015","unstructured":"Katsarou K, Tsiatouhas Y (2015) Soft error interception latch: double node charge sharing SEU tolerant design. Electron Lett 51(4):330\u2013332. https:\/\/doi.org\/10.1049\/EL.2014.4374","journal-title":"Electron Lett"},{"key":"6098_CR15","doi-asserted-by":"publisher","unstructured":"Yan A, Zhai Z, Wang L, Zhang J, Cui N, Ni T, Wen X (2021) Parallel DICE cells and dual-level CEs based 3-node-upset tolerant latch design for highly robust computing. 2021 IEEE Int Test Conf Asia (ITC-Asia) pp 1\u20135. https:\/\/doi.org\/10.1109\/ITC-Asia53059.2021.9808602","DOI":"10.1109\/ITC-Asia53059.2021.9808602"},{"key":"6098_CR16","doi-asserted-by":"publisher","unstructured":"Fazel M, Miremadi S, Ejlali A, Patooghy A (2009) Low energy single event upset\/single event transient-tolerant latch for deep submicron technologies. IET Comput Digit Techn 3(3):289\u2013303. https:\/\/doi.org\/10.1049\/IET-CDT.2008.0099","DOI":"10.1049\/IET-CDT.2008.0099"},{"key":"6098_CR17","doi-asserted-by":"publisher","first-page":"1290","DOI":"10.1109\/DATE.2005.229","volume":"2","author":"F Kastensmidt","year":"2005","unstructured":"Kastensmidt F, Sterpone L, Carro L, Reorda M (2005) On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. IEEE Design, Automation and Test in Europe 2:1290\u20131295. https:\/\/doi.org\/10.1109\/DATE.2005.229","journal-title":"IEEE Design, Automation and Test in Europe"},{"issue":"6","key":"6098_CR18","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878. https:\/\/doi.org\/10.1109\/23.556880","journal-title":"IEEE Trans Nucl Sci"},{"key":"6098_CR19","doi-asserted-by":"publisher","unstructured":"Eftaxiopoulos N, Axelos N, Pekmestzi K (2015) DONUT: a double node upset tolerant latch. 2015 IEEE Comput Soc Annu Symp VLSI (ISVLSI) pp 509\u2013514. https:\/\/doi.org\/10.1109\/ISVLSI.2015.72","DOI":"10.1109\/ISVLSI.2015.72"},{"issue":"17","key":"6098_CR20","doi-asserted-by":"publisher","first-page":"2090","DOI":"10.3390\/ELECTRONICS","volume":"10","author":"H Xu","year":"2021","unstructured":"Xu H, Liu X, Yu G, Liang H, Huang Z (2021) Lihl: design of a novel loop interlocked hardened latch. Electronics 10(17):2090. https:\/\/doi.org\/10.3390\/ELECTRONICS. 10172090","journal-title":"Electronics"},{"issue":"3","key":"6098_CR21","doi-asserted-by":"publisher","first-page":"616","DOI":"10.1109\/TETC.2017.2776285","volume":"8","author":"A Watkins","year":"2020","unstructured":"Watkins A, Tragoudas S (2020) Radiation hardened latch designs for double and triple node upsets. IEEE Trans Emerg Topics Comput 8(3):616\u2013626. https:\/\/doi.org\/10.1109\/TETC.2017.2776285","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"6098_CR22","doi-asserted-by":"publisher","first-page":"31836","DOI":"10.1109\/ACCESS.2022.3160448","volume":"10","author":"S Hatefinasab","year":"2022","unstructured":"Hatefinasab S, Ohata A, Salinas A, Castillo E, Rodriguez N (2022) Highly reliable quadruple-node upset-tolerant d-latch. IEEE Access 10:31836\u201331850. https:\/\/doi.org\/10.1109\/ACCESS.2022.3160448","journal-title":"IEEE Access"},{"key":"6098_CR23","doi-asserted-by":"publisher","unstructured":"Cai S, Xie C, Wen Y, Wang W (2021) A low-cost quadruple-nodeupset self-recoverable latch design. 2021 IEEE Int Test Conf Asia (ITC-Asia):1\u20135.\u00a0https:\/\/doi.org\/10.1109\/ITC-Asia53059.2021.9808802","DOI":"10.1109\/ITC-Asia53059.2021.9808802"},{"key":"6098_CR24","doi-asserted-by":"publisher","unstructured":"Yan A, Ding L, Shan C, Cai H, Chen X, Wei Z, Huang Z, Wen X (2021) TPDICE and sim based 4-node-upset completely hardened latch design for highly robust computing in harsh radiation. 2021 IEEE Int Symp Circuits Syst (ISCAS) pp 1\u20135. https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401453","DOI":"10.1109\/ISCAS51556.2021.9401453"},{"issue":"1","key":"6098_CR25","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/TETC.2020.3025584","volume":"10","author":"A Yan","year":"2022","unstructured":"Yan A, Xu Z, Feng X, Cui J, Chen Z, Ni T, Huang Z, Girard P, Wen X (2022) Novel quadruple-node-upset-tolerant latch designs with optimized overhead for reliable computing in harsh radiation environments. IEEE Trans Emerg Topics Comput 10(1):404\u2013413. https:\/\/doi.org\/10.1109\/TETC.2020.3025584","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"6098_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/J.MEJO.2021.105243","volume":"116","author":"Z Huang","year":"2021","unstructured":"Huang Z, Li X, Gong Z, Liang H, Lu Y, Ouyang Y, Ni T (2021) Design of MNU-Resilient latches based on input-split C-elements. Microelectron J 116:1\u20135. https:\/\/doi.org\/10.1016\/J.MEJO.2021.105243","journal-title":"Microelectron J"},{"key":"6098_CR27","doi-asserted-by":"publisher","unstructured":"Yan A, Cao A, Fan Z, Xu Z, Ni T, Girard P, Wen X (2021) A 4NU-recoverable and his-insensitive latch design for highly robust computing in harsh radiation environments. Great Lakes Symp on VLSI (GLSVLSI) pp 301\u2013306. https:\/\/doi.org\/10.1145\/3453688.3461493","DOI":"10.1145\/3453688.3461493"},{"key":"6098_CR28","unstructured":"Predictive technology Model (PTM) for SPICE[OL] (2022). http:\/\/ptm.asu.edu\/"},{"issue":"6","key":"6098_CR29","doi-asserted-by":"publisher","first-page":"2024","DOI":"10.1109\/TNS.1982.4336490","volume":"29","author":"G Messenger","year":"1983","unstructured":"Messenger G (1983) Collection of charge on junction nodes from ion tracks. IEEE Trans Nucl Sci 29(6):2024\u20132031. https:\/\/doi.org\/10.1109\/TNS.1982.4336490","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"6098_CR30","doi-asserted-by":"publisher","first-page":"789","DOI":"10.1109\/TC.2020.2966200","volume":"69","author":"A Yan","year":"2020","unstructured":"Yan A, Hu Y, Cui J, Chen Z, Huang Z, Ni T, Girard P, Wen X (2020) Information assurance through redundant design: a novel TNU error-resilient latch for harsh radiation environment. IEEE Trans Comput 69(6):789\u2013799. https:\/\/doi.org\/10.1109\/TC.2020.2966200","journal-title":"IEEE Trans Comput"},{"key":"6098_CR31","doi-asserted-by":"publisher","unstructured":"Andjelkovic M, Krstic M, Kraemer R, Veeravalli VS, Steininger A (2017) A critical charge model for estimating the SET and SEU sensitivity: a muller C-Element case study. 2017 IEEE Asian Test Symp (ATS) pp 82\u201387. https:\/\/doi.org\/10.1109\/ATS.2017.27","DOI":"10.1109\/ATS.2017.27"},{"issue":"7","key":"6098_CR32","doi-asserted-by":"publisher","first-page":"1445","DOI":"10.1109\/TCSI.2011.2177135","volume":"59","author":"H Nan","year":"2012","unstructured":"Nan H, Choi K (2012) High performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology. IEEE Trans Circuits Syst I Regul Pap 59(7):1445\u20131457. https:\/\/doi.org\/10.1109\/TCSI.2011.2177135","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"9","key":"6098_CR33","doi-asserted-by":"publisher","first-page":"1255","DOI":"10.1109\/TC.2007.1070","volume":"56","author":"M Omana","year":"2007","unstructured":"Omana M, Rossi D, Metra C (2007) Latch susceptibility to transient faults and new hardening approach. IEEE Trans Comput 56(9):1255\u20131268. https:\/\/doi.org\/10.1109\/TC.2007.1070","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"6098_CR34","doi-asserted-by":"publisher","first-page":"1925","DOI":"10.1109\/TCSI.2020.2973676","volume":"67","author":"J Guo","year":"2020","unstructured":"Guo J, Liu S, Zhu L, Lombardi F (2020) Design and evaluation of low-complexity radiation hardened CMOS latch for double-node upset tolerance. IEEE Trans Circuits Syst I Regul Pap 67(6):1925\u20131935. https:\/\/doi.org\/10.1109\/TCSI.2020.2973676","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"6098_CR35","first-page":"296","volume-title":"\"CMOS VLSI design: a circuits and systems perspective\", [M]","author":"NHE Weste","year":"2010","unstructured":"Weste NHE, Harris D (2010) \u201cCMOS VLSI design: a circuits and systems perspective\u201d, [M]. Addison-Wesley, Boston, pp 296\u2013303"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06098-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06098-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06098-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T06:15:04Z","timestamp":1715148904000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06098-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,2]]}},"alternative-id":["6098"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06098-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]},"assertion":[{"value":"21 March 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 January 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 February 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interest"}}]}}