{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:30:23Z","timestamp":1776785423530,"version":"3.51.2"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1007\/s10836-024-06104-y","type":"journal-article","created":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T05:01:57Z","timestamp":1709010117000},"page":"61-74","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Design and Verification of an Asynchronous NoC Router Architecture for GALS Systems"],"prefix":"10.1007","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2906-1950","authenticated-orcid":false,"given":"M. N.","family":"Saranya","sequence":"first","affiliation":[]},{"given":"Rathnamala","family":"Rao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,2,27]]},"reference":[{"issue":"2","key":"6104_CR1","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1049\/ip-cdt:20045093","volume":"152","author":"M Amde","year":"2005","unstructured":"Amde M, Felicijan T, Efthymiou A, Edwards D, Lavagno L (2005) Asynchronous on-chip networks. IEE Proceedings-Computers and Digital Techniques 152(2):273\u2013283","journal-title":"IEE Proceedings-Computers and Digital Techniques"},{"key":"6104_CR2","unstructured":"Bardsley A, Edwards D (1998) Balsa: An asynchronous circuit synthesis system. University of Manchester UK"},{"key":"6104_CR3","doi-asserted-by":"crossref","unstructured":"Beerel PA, Ozdag RO, Ferretti M (2010) A designer\u2019s guide to asynchronous VLSI. Cambridge University Press","DOI":"10.1017\/CBO9780511674730"},{"key":"6104_CR4","doi-asserted-by":"crossref","unstructured":"Beign\u00e9 E, Clermidy F, Vivet P, Clouard A, Renaudin M (2005) An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proc. 11th IEEE International Symposium on Asynchronous Circuits and Systems. IEEE. p. 54\u201363","DOI":"10.1109\/ASYNC.2005.10"},{"key":"6104_CR5","doi-asserted-by":"crossref","unstructured":"Beign\u00e9 E, Vivet P (2006) Design of on-chip and off-chip interfaces for a GALS NoC architecture. In: Proc. 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC\u201906). IEEE. p. 10 pp.\u2013183","DOI":"10.1109\/ASYNC.2006.16"},{"key":"6104_CR6","doi-asserted-by":"crossref","unstructured":"Bhardwaj K, Mantovani P, Carloni LP, Nowick SM (2019) Towards a complete methodology for synthesizing bundled-data asynchronous circuits on FPGAs. In: Proc. 2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED). IEEE. p. 1\u20136","DOI":"10.1109\/ISLPED.2019.8824912"},{"issue":"1","key":"6104_CR7","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: A new SoC paradigm. Computer 35(1):70\u201378","journal-title":"Computer"},{"issue":"1","key":"6104_CR8","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/MM.2020.3002790","volume":"41","author":"D Bertozzi","year":"2020","unstructured":"Bertozzi D, Miorandi G, Ghiribaldi A, Burleson W, Sadowski G, Bhardwaj K et al (2020) Cost-effective and flexible asynchronous interconnect technology for GALS systems. IEEE Micro 41(1):69\u201381","journal-title":"IEEE Micro"},{"key":"6104_CR9","doi-asserted-by":"crossref","unstructured":"Bjerregaard T, Mahadevan S, Spars\u00f8 J (2004) A channel library for asynchronous circuit design supporting mixed-mode modeling. In: Proc. International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer. p. 301\u2013310","DOI":"10.1007\/978-3-540-30205-6_32"},{"key":"6104_CR10","unstructured":"Broenink J, Roebbers H, Sunter J, Welch P, Wood D (2005) High level modeling of channel-based asynchronous circuits using verilog. In: Communicating Process Architectures 2005: WoTUG-28: Proceedings of the 28th WoTUG Technical Meeting, 18-21 September 2005, Technische Universiteit Eindhoven, The Netherlands. vol. 63. Citeseer. p. 275"},{"key":"6104_CR11","unstructured":"Cadence Design Systems I. Spectre AMS Designer. https:\/\/www.cadence.com\/ko_KR\/home\/tools\/custom-ic-analog-rf-design\/circuit-simulation\/spectre-ams-designer.html"},{"key":"6104_CR12","unstructured":"Cadence Design Systems I. Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide, Version 22.03"},{"key":"6104_CR13","unstructured":"Cadence Design Systems I. Virtuoso ADE Explorer User Guide, Version IC6.1.8"},{"key":"6104_CR14","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF00993088","volume":"6","author":"I David","year":"1995","unstructured":"David I, Ginosar R, Yoeli M (1995) Self-timed is self-checking. J Electron Test 6:219\u2013228","journal-title":"J Electron Test"},{"key":"6104_CR15","doi-asserted-by":"crossref","unstructured":"Effiong C, Sassatelli G, Gamatie A (2017) Scalable and power-efficient implementation of an asynchronous router with buffer sharing. In: Proc. 2017 Euromicro Conference on Digital System Design (DSD). IEEE. p. 171\u2013178","DOI":"10.1109\/DSD.2017.55"},{"key":"6104_CR16","doi-asserted-by":"crossref","unstructured":"Ghiribaldi A, Bertozzi D, Nowick SM (2013) A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems. In: Proc. 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. p. 332\u2013337","DOI":"10.7873\/DATE.2013.079"},{"key":"6104_CR17","doi-asserted-by":"crossref","unstructured":"Gibiluka M, Moreira MT, Moraes FG, Calazans NLV (2015) BAT-Hermes: a transition-signaling bundled-data NoC router. In: Proc. 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS). IEEE. p. 1\u20134","DOI":"10.1109\/LASCAS.2015.7250461"},{"key":"6104_CR18","doi-asserted-by":"crossref","unstructured":"Guazzelli RA, Fesquet L (2020) At-speed DfT Architecture for Bundled-data Design. In: Proc. 2020 IEEE International Test Conference (ITC). p. 1\u20139","DOI":"10.1109\/ITC44778.2020.9325261"},{"key":"6104_CR19","doi-asserted-by":"crossref","unstructured":"Hansen J, Singh M (2008) Concurrency-enhancing transformations for asynchronous behavioral specifications: A data-driven approach. In: Proc. 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems. IEEE. p. 15\u201325","DOI":"10.1109\/ASYNC.2008.20"},{"key":"6104_CR20","unstructured":"Hoare CAR et al (1985) Communicating sequential processes. vol. 178. Prentice-hall Englewood Cliffs"},{"issue":"1","key":"6104_CR21","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/TVLSI.2017.2750171","volume":"26","author":"WG Ho","year":"2017","unstructured":"Ho WG, Chong KS, Ne KZL, Gwee BH, Chang JS (2017) Asynchronous-Logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design. IEEE Trans Very Large Scale Integr VLSI Syst 26(1):196\u2013200","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"6104_CR22","doi-asserted-by":"crossref","unstructured":"Jergerand N, Peh L (2009) On-Chip Networks: Synthesis Lectures on Computer Architecture. Mark Hill","DOI":"10.1007\/978-3-031-01725-4"},{"key":"6104_CR23","doi-asserted-by":"crossref","unstructured":"Moreira MT, Magalh\u00e3es FG, Gibiluka M, Hessel FP, Calazans NL (2013) BaBaNoC: an asynchronous network-on-chip described in Balsa. In: Proc. 2013 International Symposium on Rapid System Prototyping (RSP). IEEE. p. 37\u201343","DOI":"10.1109\/RSP.2013.6683956"},{"issue":"3","key":"6104_CR24","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/MDAT.2015.2413759","volume":"32","author":"SM Nowick","year":"2015","unstructured":"Nowick SM, Singh M (2015) Asynchronous design-Part 1: Overview and recent advances. IEEE Des Test 32(3):5\u201318","journal-title":"IEEE Des Test"},{"issue":"3","key":"6104_CR25","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/MDAT.2015.2413757","volume":"32","author":"SM Nowick","year":"2015","unstructured":"Nowick SM, Singh M (2015) Asynchronous design-Part 2: Systems and methodologies. IEEE Des Test 32(3):19\u201328","journal-title":"IEEE Des Test"},{"key":"6104_CR26","unstructured":"Pletscher-Frankild S, Spars\u00f8 J (2000) Channel Abstraction and Statement Level Concurrency in VHDL++. In: Proceedings of the 4th Asynchronous Circuit Design Workshop"},{"key":"6104_CR27","doi-asserted-by":"crossref","unstructured":"Pontes J, Moreira M, Moraes F, Calazans N (2010) Hermes-A\u2013an asynchronous NoC router with distributed routing. In: Proc. International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer. p. 150\u2013159","DOI":"10.1007\/978-3-642-17752-1_15"},{"key":"6104_CR28","doi-asserted-by":"crossref","unstructured":"Pontes JJ, Moreira MT, Moraes FG, Calazans NL (2010) Hermes-AA: A 65nm asynchronous NoC router with adaptive routing. In: Proc. 23rd IEEE International SOC Conference. IEEE. p. 493\u2013498","DOI":"10.1109\/SOCC.2010.5784676"},{"key":"6104_CR29","doi-asserted-by":"crossref","unstructured":"Renaudin M, Vivet P, Robin F (1999) A design framework for asynchronous\/synchronous circuits based on CHP to HDL translation. In: Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE. p. 135\u2013144","DOI":"10.1109\/ASYNC.1999.761529"},{"key":"6104_CR30","doi-asserted-by":"crossref","unstructured":"Saifhashemi A, Pedram H (2003) Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction. In: Proceedings 2003. Design Automation Conference (IEEE Cat. No. 03CH37451). IEEE. p. 330\u2013333","DOI":"10.1145\/775914.775917"},{"issue":"6","key":"6104_CR31","doi-asserted-by":"publisher","first-page":"572","DOI":"10.1109\/MDT.2008.167","volume":"25","author":"A Sheibanyrad","year":"2008","unstructured":"Sheibanyrad A, Greiner A, Miro-Panades I (2008) Multisynchronous and fully asynchronous NoCs for GALS architectures. IEEE Des Test Comput 25(6):572\u2013580","journal-title":"IEEE Des Test Comput"},{"key":"6104_CR32","doi-asserted-by":"crossref","unstructured":"Song W, Zhang G (2022) Asynchronous On-chip Networks and Fault-tolerant Techniques. CRC Press","DOI":"10.1201\/9781003284789"},{"key":"6104_CR33","volume-title":"Introduction to Asynchronous Circuit Design","author":"J Spars\u00f8","year":"2020","unstructured":"Spars\u00f8 J (2020) Introduction to Asynchronous Circuit Design. Technical University of Denmark, DTU Compute"},{"key":"6104_CR34","doi-asserted-by":"crossref","unstructured":"Sravani K, Rao R (2017) High throughput and high capacity asynchronous pipeline using hybrid logic. In: Proc. 2017 International Conference on Innovations in Electronics, Signal Processing and Communication (IESC). IEEE. p. 11\u201315","DOI":"10.1109\/IESPC.2017.8071856"},{"issue":"8","key":"6104_CR35","doi-asserted-by":"publisher","first-page":"6625","DOI":"10.1007\/s13369-020-04541-3","volume":"45","author":"K Sravani","year":"2020","unstructured":"Sravani K, Rao R (2020) Novel Asynchronous Pipeline Architectures for High-Throughput Applications. Arab J Sci Eng 45(8):6625\u20136638","journal-title":"Arab J Sci Eng"},{"issue":"8","key":"6104_CR36","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1002\/cta.2771","volume":"48","author":"K Sravani","year":"2020","unstructured":"Sravani K, Rao R (2020) Design of high throughput asynchronous FIR filter using gate level pipelined multipliers and adders. Int J Circuit Theory Appl 48(8):1363\u20131370","journal-title":"Int J Circuit Theory Appl"},{"key":"6104_CR37","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1016\/j.vlsi.2019.12.001","volume":"71","author":"K Sravani","year":"2020","unstructured":"Sravani K, Rao R (2020) A high performance early acknowledged asynchronous pipeline using hybrid-logic encoding. Integration 71:134\u2013143","journal-title":"Integration"},{"key":"6104_CR38","doi-asserted-by":"crossref","unstructured":"Tran XT, Durupt J, Bertrand F, Beroulle V, Robach C (2006) A DFT Architecture for Asynchronous Networks-on-Chip. In: Proc. Eleventh IEEE European Test Symposium (ETS\u201906). p. 219\u2013224","DOI":"10.1109\/ETS.2006.3"},{"key":"6104_CR39","doi-asserted-by":"crossref","unstructured":"Tran XT, Thonnart Y, Durupt J, Beroulle V, Robach C (2008) A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application. In: Proc. Second ACM\/IEEE International Symposium on Networks-on-Chip (nocs 2008). p. 149\u2013158","DOI":"10.1109\/NOCS.2008.4492734"},{"key":"6104_CR40","doi-asserted-by":"crossref","unstructured":"van Berkel K, Huberts F, Peeters A (1995) Stretching quasi delay insensitivity by means of extended isochronic forks. In: Proceedings Second Working Conference on Asynchronous Design Methodologies. p. 99\u2013106","DOI":"10.1109\/WCADM.1995.514647"},{"key":"6104_CR41","doi-asserted-by":"crossref","unstructured":"van Berkel K, Kessels J, Roncken M, Saeijs R, Schalij F (1991) The VLSI-programming language Tangram and its translation into handshake circuits. In: Proceedings of the European Conference on Design Automation. IEEE. p. 384\u2013389","DOI":"10.1109\/EDAC.1991.206431"},{"key":"6104_CR42","doi-asserted-by":"crossref","unstructured":"Vivet P, Thonnart Y, Lemaire R, Santos C, Beign\u00e9 E, Bernard C et al (2016) A 4$$\\times$$4$$\\times$$ 2 homogeneous scalable 3D network-on-chip circuit with 326 MFlit\/s 0.66 pJ\/b robust and fault tolerant asynchronous 3D links. IEEE J Solid State Circuits 52(1):33\u201349","DOI":"10.1109\/JSSC.2016.2611497"},{"issue":"4","key":"6104_CR43","doi-asserted-by":"publisher","first-page":"619","DOI":"10.1109\/TVLSI.2014.2314685","volume":"23","author":"Z Xia","year":"2014","unstructured":"Xia Z, Hariyama M, Kameyama M (2014) Asynchronous domino logic pipeline design based on constructed critical data path. IEEE Trans Very Large Scale Integr VLSI Syst 23(4):619\u2013630","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"16","key":"6104_CR44","doi-asserted-by":"publisher","first-page":"1116","DOI":"10.1049\/el.2010.1602","volume":"46","author":"Z Xia","year":"2010","unstructured":"Xia Z, Ishihara S, Hariyama M, Kameyama M (2010) Synchronising logic gates for wave-pipelining design. Electron Lett 46(16):1116\u20131117","journal-title":"Electron Lett"},{"key":"6104_CR45","doi-asserted-by":"crossref","unstructured":"Yakovlev A, Vivet P, Renaudin M (2013) Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools. In: Proc. 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. p. 1715\u20131724","DOI":"10.7873\/DATE.2013.346"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06104-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-024-06104-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-024-06104-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T06:14:54Z","timestamp":1715148894000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-024-06104-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":45,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,2]]}},"alternative-id":["6104"],"URL":"https:\/\/doi.org\/10.1007\/s10836-024-06104-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]},"assertion":[{"value":"23 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 January 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 February 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}